High Performance Two Port 10/100 Managed Ethernet Switch with
Datasheet
9.8.1TX Buffer Format
TX buffers exist in the host’s memory in a given format. The host writes a TX command word into the TX data buffer before moving the Ethernet packet data. The TX command A and command B are 32- bit values that are used by the LAN9312 in the handling and processing of the associated Ethernet packet data buffer. Buffer alignment, segmentation and other packet processing parameters are included in the command structure. The buffer format is illustrated in Figure 9.4.
Host Write | 31 | 0 | ||
Order |
|
|
| |
TX Command 'A' |
|
| ||
1st |
|
| ||
|
| TX Command 'B' |
|
|
2nd |
|
| ||
|
|
|
|
|
3rd | Optional offset DWORD0 |
|
| |
|
|
|
|
|
|
| . |
|
|
|
|
|
| |
|
| . |
|
|
|
| . |
|
|
|
| Optional offset DWORDn |
|
|
|
|
|
|
|
|
| Offset + Data DWORD0 |
|
|
|
| . |
|
|
|
| . |
|
|
|
| . |
|
|
|
| . |
|
|
|
| . |
|
|
|
|
|
|
|
|
| Last Data & PAD |
|
|
|
| Optional Pad DWORD0 |
|
|
|
|
|
|
|
|
| . |
|
|
|
| . |
|
|
|
| . |
|
|
Last | Optional Pad DWORDn |
|
| |
|
|
|
|
|
Figure 9.4 TX Buffer Format
Figure 9.4 shows the TX Buffer as it is written into the LAN9312. It should be noted that not all of the data shown in this diagram is actually stored in the TX Data FIFO. This must be taken into account when calculating the actual TX Data FIFO usage. Please refer to Section 9.8.5, "Calculating Actual TX Data FIFO Usage" for a detailed explanation on calculating the actual TX Data FIFO usage.
9.8.2TX Command Format
The TX command instructs the TX FIFO controller on handling the subsequent buffer. The command precedes the data to be transmitted. The TX command is divided into two,
There is a
Revision 1.4 | 124 | SMSC LAN9312 |
| DATASHEET |
|