High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface

Datasheet

14.2.9.8Reset Control Register (RESET_CTL)

 

 

Offset:

1F8h

Size:

32 bits

 

 

 

 

This register contains software controlled resets.

 

 

 

 

 

Note: This register can be read while the LAN9312 is in the reset or not ready states.

 

 

 

 

 

 

 

 

 

 

BITS

 

 

DESCRIPTION

 

 

TYPE

 

DEFAULT

 

 

 

 

 

 

 

 

31:4

RESERVED

 

 

 

RO

 

-

 

 

 

 

 

 

 

3

Virtual PHY Reset (VPHY_RST)

 

 

R/W

 

0b

 

Setting this bit resets the Virtual PHY. When the Virtual PHY is released from

SC

 

 

 

reset, this bit is automatically cleared. All writes to this bit are ignored while

 

 

 

 

this bit is set.

 

 

 

 

 

 

 

Note:

This bit is not accessible via the EEPROM Loader.

 

 

 

 

 

 

 

 

 

 

 

2

Port 2 PHY Reset (PHY2_RST)

 

 

R/W

 

0b

 

Setting this bit resets the Port 2 PHY. The internal logic automatically holds

SC

 

 

 

the PHY reset for a minimum of 102uS. When the Port 2 PHY is released

 

 

 

 

from reset, this bit is automatically cleared. All writes to this bit are ignored

 

 

 

 

while this bit is set.

 

 

 

 

 

 

 

Note:

This bit is not accessible via the EEPROM Loader.

 

 

 

 

 

 

 

 

 

 

 

1

Port 1 PHY Reset (PHY1_RST)

 

 

R/W

 

0b

 

Setting this bit resets the Port 1 PHY. The internal logic automatically holds

SC

 

 

 

the PHY reset for a minimum of 102uS. When the Port 1 PHY is released

 

 

 

 

from reset, this bit is automatically cleared. All writes to this bit are ignored

 

 

 

 

while this bit is set.

 

 

 

 

 

 

 

Note:

This bit is not accessible via the EEPROM Loader.

 

 

 

 

 

 

 

 

 

 

 

0

Digital Reset (DIGITAL_RST)

 

 

R/W

 

0b

 

Setting this bit resets the complete chip except the PLL, Virtual PHY, Port 1

SC

 

 

 

PHY, and Port 2 PHY. The EEPROM Loader will automatically reload the

 

 

 

 

configuration following this reset, but will not reset the Virtual PHY, Port 1

 

 

 

 

PHY, or Port 2 PHY. If desired, the above PHY resets can be issued once

 

 

 

 

the device is configured. All system CSRs are reset except for any NASR

 

 

 

 

type bits. Any in progress EEPROM commands (including RELOAD) are

 

 

 

 

terminated.

 

 

 

 

 

 

 

When the chip is released from reset, this bit is automatically cleared. This

 

 

 

 

bit should be polled to determine when the reset is complete. All writes to

 

 

 

 

this bit are ignored while this bit is set.

 

 

 

 

 

 

Note:

The LAN9312must always be read at least once after power-up or

 

 

 

 

 

reset to ensure that write operations function properly.

 

 

 

 

 

Note:

This bit is not accessible via the EEPROM Loader.

 

 

 

 

 

 

 

 

 

 

 

 

 

Revision 1.4 (08-19-08)

268

SMSC LAN9312

 

DATASHEET