High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface

Datasheet

WUFR (bit 6) of

HMAC_WUCSR register

MAC

WUEN (bit 2) of

HMAC_WUCSR register

Host

MPR (bit 5) of

 

 

HMAC_WUCSR register

 

MPEN (bit 1) of

 

HMAC_WUCSR register

 

INT7 (bit 7) of

 

PHY_INTERRUPT_SOURCE_1 register

PHYs

INT7_MASK (bit 7) of

PHY_INTERRUPT_SOURCE_1 register

1 & 2

INT7 (bit 7) of

Port

PHY_INTERRUPT_SOURCE_2 register

 

INT7_MASK (bit 7) of

PHY_INTERRUPT_SOURCE_2 register

Denotes a level-triggered "sticky" status bit

WOL_EN (bit 9) of

PMT_CTRL register

WOL_STS (bit 5) of

PMT_CTRL register

ED_EN1 (bit 14) of

PMT_CTRL register

ED_STS1 (bit 16) of

PMT_CTRL register

ED_EN2 (bit 15) of

PMT_CTRL register

ED_STS2 (bit 17) of

PMT_CTRL register

PME_INT (bit 17)

Other System

 

Interrupts

 

of INT_STS register

 

 

 

Polarity &

IRQ

 

Buffer Type

PME_INT_EN (bit 17)

Logic

 

 

 

of INT_EN register

IRQ_EN (bit 8)

 

 

 

 

of IRQ_CFG register

 

Power Management Control

PME_EN (bit 1) of PMT_CTRL register

PME_IND (bit 3) of PMT_CTRL register

PME_POL (bit 2) of PMT_CTRL register

PME_TYPE (bit 6) of PMT_CTRL register

50ms

PME

 

LOGIC

Figure 4.1 PME and PME_INT Signal Generation

4.3.1Port 1 & 2 PHY Power Management

The Port 1 & 2 PHYs provide independent general power-down and energy-detect power-down modes which reduce PHY power consumption. General power-down mode provides power savings by powering down the entire PHY, except the PHY management control interface. General power-down mode must be manually enabled and disabled as described in Section 7.2.9.1, "PHY General Power- Down," on page 95.

In energy-detect power-down mode, the PHY will resume from power-down when energy is seen on the cable (typically from link pulses). If the ENERGYON interrupt (INT7) of either PHYs Port x PHY Interrupt Mask Register (PHY_INTERRUPT_MASK_x) is unmasked, then the corresponding PHY will generate an interrupt. These interrupts are reflected in the Interrupt Status Register (INT_STS) bit 27 (PHY_INT2) for the Port 2 PHY, and bit 26 (PHY_INT1) for the Port 1 PHY. These interrupts can be used to trigger the IRQ interrupt output pin, as described in Section 5.2.3, "Ethernet PHY Interrupts," on page 52. Refer to Section 7.2.9.2, "PHY Energy Detect Power-Down," on page 95 for details on the operation and configuration of the PHY energy-detect power-down mode.

SMSC LAN9312

47

Revision 1.4 (08-19-08)

 

DATASHEET