High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface

Datasheet

14.2.1.2Interrupt Status Register (INT_STS)

Offset:

058h

Size:

32 bits

This register contains the current status of the generated interrupts. A value of 1 indicates the corresponding interrupt conditions have been met, while a value of 0 indicates the interrupt conditions have not been met. The bits of this register reflect the status of the interrupt source regardless of whether the source has been enabled as an interrupt in the Interrupt Enable Register (INT_EN). Where indicated as R/WC, writing a 1 to the corresponding bits acknowledges and clears the interrupt.

BITS

DESCRIPTION

TYPE

DEFAULT

 

 

 

 

31

Software Interrupt (SW_INT)

R/WC

0b

 

This interrupt is generated when the SW_INT_EN bit of the Interrupt Enable

 

 

 

Register (INT_EN) is set high. Writing a one clears this interrupt.

 

 

 

 

 

 

30

Device Ready (READY)

R/WC

0b

 

This interrupt indicates that the LAN9312 is ready to be accessed after a

 

 

 

power-up or reset condition.

 

 

 

 

 

 

29

1588 Interrupt Event (1588_EVNT)

RO

0b

 

This bit indicates an interrupt event from the IEEE 1588 module. This bit

 

 

 

should be used in conjunction with the 1588 Interrupt Status and Enable

 

 

 

Register (1588_INT_STS_EN) to determine the source of the interrupt

 

 

 

event within the 1588 module.

 

 

 

 

 

 

28

Switch Fabric Interrupt Event (SWITCH_INT)

RO

0b

 

This bit indicates an interrupt event from the Switch Fabric. This bit should

 

 

 

be used in conjunction with the Switch Global Interrupt Pending Register

 

 

 

(SW_IPR) to determine the source of the interrupt event within the Switch

 

 

 

Fabric.

 

 

 

 

 

 

27

Port 2 PHY Interrupt Event (PHY_INT2)

RO

0b

 

This bit indicates an interrupt event from the Port 2 PHY. The source of the

 

 

 

interrupt can be determined by polling the Port x PHY Interrupt Source

 

 

 

Flags Register (PHY_INTERRUPT_SOURCE_x).

 

 

 

 

 

 

26

Port 1 PHY Interrupt Event (PHY_INT1)

RO

0b

 

This bit indicates an interrupt event from the Port 1 PHY. The source of the

 

 

 

interrupt can be determined by polling the Port x PHY Interrupt Source

 

 

 

Flags Register (PHY_INTERRUPT_SOURCE_x).

 

 

 

 

 

 

25

TX Stopped (TXSTOP_INT)

R/WC

0b

 

This interrupt is issued when STOP_TX bit in Transmit Configuration

 

 

 

Register (TX_CFG) is set, and the Host MAC transmitter is halted.

 

 

 

 

 

 

24

RX Stopped (RXSTOP_INT)

R/WC

0b

 

This interrupt is issued when the Host MAC receiver is halted.

 

 

 

 

 

 

23

RX Dropped Frame Counter Halfway (RXDFH_INT)

R/WC

0b

 

This interrupt is issued when the Host MAC RX Dropped Frames Counter

 

 

 

Register (RX_DROP) counts past its halfway point (7FFFFFFFh to

 

 

 

80000000h).

 

 

 

 

 

 

22

RESERVED

RO

-

 

 

 

 

21

TX IOC Interrupt (TX_IOC)

R/WC

0b

 

This interrupt is generated when a buffer with the IOC flag set has been

 

 

 

fully loaded into the TX Data FIFO.

 

 

 

 

 

 

20

RX DMA Interrupt (RXD_INT)

R/WC

0b

 

This interrupt is issued when the amount of data programmed in the RX

 

 

 

DMA Count (RX_DMA_CNT) field of the Receive Configuration Register

 

 

 

(RX_CFG) has been transferred out of the RX Data FIFO.

 

 

 

 

 

 

Revision 1.4 (08-19-08)

174

SMSC LAN9312

 

DATASHEET