APPENDIX A <REFERENCE> EXTERNAL DEVICE INTERFACE TIMINGS
DRAM: 70ns, CPU: 25/20MHz, random read/write cycle
| RAS cycle |
| CAS cycle | RAS precharge | ||||||||||||
BCLK |
| 1 |
|
|
|
|
| 2 |
|
|
|
|
| 2 |
|
|
|
|
|
|
|
|
| ||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
A[11:0] | ROW #1 |
| COL #1 |
|
|
|
| ROW #2 | ||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
| tRAS |
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#RAS
#CAS
#RD
D[15:0](RD)
RD data
#WE |
|
D[15:0](WR) | WR data |
DRAM: 70ns, CPU: 25/20MHz,
| RAS cycle |
| CAS cycle |
|
|
| CAS cycle |
| RAS precharge | ||||||||||
BCLK |
| 1 |
|
|
|
| 2 |
|
|
|
| 2 |
|
|
| 2 |
| ||
|
|
|
|
|
|
|
|
| |||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
A[11:0] | ROW #1 |
| COL #1 |
|
|
| COL #2 |
|
|
|
|
| |||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
| tRAS |
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#RAS
#CAS
#RD
D[15:0](RD)
| RD data | RD data |
#WE |
|
|
D[15:0](WR) | WR data | WR data |
DRAM: 70ns, CPU: 25/20MHz,
RPC delay |
| Fixed | Refresh RAS pulse width | RAS precharge | ||||||||||
| 1 |
|
|
| 1 |
|
|
| 2 |
|
|
| 2 |
|
|
|
|
|
|
|
|
|
BCLK
tRAS
#RAS
tRPC tCSR tCHR
#CAS
EPSON | S1C33L03 PRODUCT PART |