APPENDIX A <REFERENCE> EXTERNAL DEVICE INTERFACE TIMINGS
DRAM: 60ns, CPU: 25MHz, random read/write cycle
| RAS cycle | CAS cycle | RAS precharge |
| 1 | 2 | 2 |
BCLK |
|
|
|
A[11:0] | ROW #1 | COL #1 | ROW #2 |
|
| tRAS |
|
#RAS |
|
|
|
#CAS |
|
|
|
#RD |
|
| |
D[15:0](RD) |
|
|
|
|
|
| RD data |
#WE |
|
|
|
D[15:0](WR) |
| WR data |
|
DRAM: 60ns, CPU: 25MHz,
| RAS cycle |
| CAS cycle |
|
|
| CAS cycle |
| RAS precharge | ||||||||||
BCLK |
| 1 |
|
|
|
| 2 |
|
|
|
| 2 |
|
|
| 2 |
| ||
|
|
|
|
|
|
|
|
| |||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
A[11:0] | ROW #1 |
| COL #1 |
|
|
| COL #2 |
|
|
|
|
| |||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
| tRAS |
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#RAS
#CAS
#RD
D[15:0](RD)
| RD data | RD data |
#WE |
|
|
D[15:0](WR) | WR data | WR data |
DRAM: 60ns, CPU: 25MHz,
RPC delay |
| Fixed | Refresh RAS pulse width | RAS precharge | ||||||||||
| 1 |
|
|
| 1 |
|
|
| 2 |
|
|
| 2 |
|
|
|
|
|
|
|
|
|
BCLK
tRAS
#RAS
tRPC tCSR tCHR
#CAS
S1C33L03 PRODUCT PART | EPSON |