|
|
|
|
| 1 OUTLINE | |
|
|
|
|
|
| |
Pin name | Pin No. | I/O |
| Function |
| |
P11 | 121 | I/O | – | P11: | I/O port when CFP11(D1/0x402D4) = "0" and CFEX1(D1/0x402DF) = "0" |
|
EXCL1 |
|
|
| EXCL1: |
| |
T8UF1 |
|
|
|
| IOC11(D1/0x402D6) = "0" and CFEX1(D1/0x402DF) = "0" |
|
DST1 |
|
|
| T8UF1: |
| |
|
|
|
|
| = "1" and CFEX1(D1/0x402DF) = "0" |
|
|
|
|
| DST1: | DST1 signal output when CFEX1(D1/0x402DF) = "1" (default) |
|
P12 | 120 | I/O | – | P12: | I/O port when CFP12(D2/0x402D4) = "0" and CFEX0(D0/0x402DF) = "0" |
|
EXCL2 |
|
|
| EXCL2: |
| |
T8UF2 |
|
|
|
| IOC12(D2/0x402D6) = "0" and CFEX0(D0/0x402DF) = "0" |
|
DST2 |
|
|
| T8UF2: |
| |
|
|
|
|
| = "1" and CFEX0(D0/0x402DF) = "0" |
|
|
|
|
| DST2: | DST2 signal output when CFEX0(D0/0x402DF) = "1" (default) |
|
P13 | 119 | I/O | – | P13: | I/O port when CFP13(D3/0x402D4) = "0" and CFEX1(D1/0x402DF) = "0" |
|
EXCL3 |
|
|
| EXCL3: |
| |
T8UF3 |
|
|
|
| IOC13(D3/0x402D6) = "0" and CFEX1(D1/0x402DF) = "0" |
|
DPCO |
|
|
| T8UF3: |
| |
|
|
|
|
| = "1" and CFEX1(D1/0x402DF) = "0" |
|
|
|
|
| DPCO: | DPCO signal output when CFEX1(D1/0x402DF) = "1" (default) |
|
P14 | 118 | I/O | – | P14: | I/O port when CFP14(D4/0x402D4) = "0" and CFEX0(D0/0x402DF) = "0" |
|
FOSC1 |
|
|
| FOSC1: | OSC1 clock output when CFP14(D4/0x402D4) = "1" and |
|
DCLK |
|
|
|
| CFEX0(D0/0x402DF) = "0" |
|
|
|
|
| DCLK: | DCLK signal output when CFEX0(D0/0x402DF) = "1" (default) |
|
P15 | 84 | I/O | – | P15: | I/O port when CFP15(D5/0x402D4) = "0" and SDRENA(D7/0x39FFC1) |
|
EXCL4 |
|
|
|
| = "0" (default) |
|
#DMAEND0 |
|
|
| EXCL4: |
| |
#SCLK3 |
|
|
|
| IOC15(D5/0x402D6) = "0" and SDRENA(D7/0x39FFC1) = "0" |
|
LDQM |
|
|
| #DMAEND0: HSDMA Ch. 0 |
| |
|
|
|
|
| = "1", IOC15(D5/0x402D6) = "1" and SDRENA(D7/0x39FFC1) = "0" |
|
|
|
|
| #SCLK3: | Serial I/F Ch. 3 clock input/output when SSCLK3(D2/0x402D7) = "1", |
|
|
|
|
|
| CFP15(D5/0x402D4) = "0" and SDRENA(D7/0x39FFC1) = "0" |
|
|
|
|
| LDQM: | SDRAM data (low byte) input/output mask signal when |
|
|
|
|
|
| SDRENA(D7/0x39FFC1) = "1" |
|
P16 | 83 | I/O | – | P16: | I/O port when CFP16(D6/0x402D4) = "0" (default) |
|
EXCL5 |
|
|
| EXCL5: |
| |
#DMAEND1 |
|
|
|
| IOC16(D6/0x402D6) = "0" |
|
SOUT3 |
|
|
| #DMAEND1: HSDMA Ch. 1 |
| |
|
|
|
|
| "1" and IOC16(D6/0x402D6) = "1" |
|
|
|
|
| SOUT3: | Serial I/F Ch. 3 data output when SSOUT3(D1/0x402D7) = "1" and |
|
|
|
|
|
| CFP16(D6/0x402D4) = "0" |
|
P20 | 80 | I/O | – | P20: | I/O port when CFP20(D0/0x402D8) = "0" and SDRENA(D7/0x39FFC1) |
|
#DRD |
|
|
|
| = "0" (default) |
|
SDCKE |
|
|
| #DRD: | DRAM read signal output for successive RAS mode when |
|
|
|
|
|
| CFP20(D0/0x402D8) = "1" and SDRENA(D7/0x39FFC1) = "0" |
|
|
|
|
| SDCKE: | SDRAM clock enable signal when SDRENA(D7/0x39FFC1) = "1" |
|
P21 | 79 | I/O | – | P21: | I/O port when CFP21(D1/0x402D8) = "0", CFEX2(D2/0x402DF) = "0" and |
|
#DWE |
|
|
|
| SDRENA(D7/0x39FFC1) = "0" (default) |
|
#GAAS |
|
|
| #DWE: | DRAM write signal output for successive RAS mode when |
|
#SDWE |
|
|
|
| CFP21(D1/0x402D8) = "1", CFEX2(D2/0x402DF) = "0" and |
|
|
|
|
|
| SDRENA(D7/0x39FFC1) = "0" |
|
|
|
|
| #GAAS: | Area address strobe output for GA when CFEX2(D2/0x402DF) = "1" and |
|
|
|
|
|
| SDRENA(D7/0x39FFC1) = "0" |
|
|
|
|
| #SDWE: | SDRAM write signal when SDRENA(D7/0x39FFC1) = "1" |
|
P22 | 1 | I/O | – | P22: | I/O port when CFP22(D2/0x402D8) = "0" (default) |
|
TM0 |
|
|
| TM0: |
| |
P23 | 2 | I/O | – | P23: | I/O port when CFP23(D3/0x402D8) = "0" (default) |
|
TM1 |
|
|
| TM1: |
| |
P24 | 4 | I/O | – | P24: | I/O port when CFP24(D4/0x402D8) = "0" (default) |
|
TM2 |
|
|
| TM2: |
| |
#SRDY2 |
|
|
| #SRDY2: | Serial I/F Ch. 2 ready signal input/output when SSRDY2(D3/0x402DB) = "1" |
|
|
|
|
|
| and CFP24(D4/0x402D8) = "0" |
|
P25 | 5 | I/O | – | P25: | I/O port when CFP25(D5/0x402D8) = "0" (default) |
|
TM3 |
|
|
| TM3: |
| |
#SCLK2 |
|
|
| #SCLK2: | Serial I/F Ch. 2 clock input/output when SSCLK2(D2/0x402DB) = "1" and |
|
|
|
|
|
| CFP25(D5/0x402D8) = "0" |
|
S1C33L03 PRODUCT PART | EPSON |