V DMA BLOCK: HSDMA
Register name | Address | Bit | Name | Function |
|
|
|
| Setting | Init. | R/W | Remarks | ||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
004823A | DF | D1MOD1 | Ch.1 transfer mode | D1MOD[1:0] |
|
|
| Mode | 0 | R/W |
| |||||
DMA Ch.1 | (HW) | DE | D1MOD0 |
|
| 1 |
| 1 |
|
|
| Invalid | 0 |
|
| |
|
|
|
|
| 1 |
| 0 |
|
|
| Block |
|
|
| ||
destination |
|
|
|
|
| 0 |
| 1 |
| Successive |
|
|
| |||
address |
|
|
|
|
| 0 |
| 0 |
|
|
| Single |
|
|
| |
register |
| DD | D1IN1 | D) Ch.1 destination address | D1IN[1:0] |
|
| Inc/dec | 0 | R/W |
| |||||
|
| DC | D1IN0 | control |
| 1 |
| 1 |
| Inc.(no init) | 0 |
|
| |||
Note: |
|
|
| S) Invalid |
| 1 |
| 0 |
|
| Inc.(init) |
|
|
| ||
D) Dual address |
|
|
|
|
| 0 |
| 1 |
| Dec.(no init) |
|
|
| |||
mode |
|
|
|
|
|
|
|
|
|
| ||||||
|
|
|
|
| 0 |
| 0 |
|
|
| Fixed |
|
|
| ||
S) Single |
|
|
|
|
|
|
|
|
|
|
|
| ||||
| DB | D1ADRH11 | D) Ch.1 destination |
|
|
|
|
|
|
|
|
| X | R/W |
| |
address |
|
|
|
|
|
|
|
|
|
|
| |||||
| DA | D1ADRH10 | address[27:16] |
|
|
|
|
|
|
|
|
| X |
|
| |
mode |
|
|
|
|
|
|
|
|
|
|
|
| ||||
|
| D9 | D1ADRH9 | S) Invalid |
|
|
|
|
|
|
|
|
| X |
|
|
|
| D8 | D1ADRH8 |
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D7 | D1ADRH7 |
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D6 | D1ADRH6 |
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D5 | D1ADRH5 |
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D4 | D1ADRH4 |
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D3 | D1ADRH3 |
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D2 | D1ADRH2 |
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D1 | D1ADRH1 |
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D0 | D1ADRH0 |
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
004823C | – | reserved |
|
|
|
|
| – |
|
|
| – | – | Undefined in read. | ||
DMA Ch.1 | (HW) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
enable register |
| D0 | HS1_EN | Ch.1 enable | 1 |
| Enable | 0 |
| Disable | 0 | R/W |
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
004823E | – | reserved |
|
|
|
|
| – |
|
|
| – | – | Undefined in read. | ||
DMA Ch.1 | (HW) |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
trigger flag |
| D0 | HS1_TF | Ch.1 trigger flag clear (writing) | 1 |
| Clear |
|
| 0 |
| No operation | 0 | R/W |
| |
register |
|
|
| Ch.1 trigger flag status (reading) | 1 |
| Set |
|
| 0 |
| Cleared |
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
0048240 | DF | TC2_L7 | Ch.2 transfer counter[7:0] |
|
|
|
|
|
|
|
|
| X | R/W |
| |
DMA Ch.2 | (HW) | DE | TC2_L6 | (block transfer mode) |
|
|
|
|
|
|
|
|
| X |
|
|
transfer |
| DD | TC2_L5 |
|
|
|
|
|
|
|
|
|
| X |
|
|
counter |
| DC | TC2_L4 | Ch.2 transfer counter[15:8] |
|
|
|
|
|
|
|
|
| X |
|
|
register |
| DB | TC2_L3 | (single/successive transfer mode) |
|
|
|
|
|
|
|
|
| X |
|
|
|
| DA | TC2_L2 |
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D9 | TC2_L1 |
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D8 | TC2_L0 |
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D7 | BLKLEN27 | Ch.2 block length |
|
|
|
|
|
|
|
|
| X | R/W |
|
|
| D6 | BLKLEN26 | (block transfer mode) |
|
|
|
|
|
|
|
|
| X |
|
|
|
| D5 | BLKLEN25 |
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D4 | BLKLEN24 | Ch.2 transfer counter[7:0] |
|
|
|
|
|
|
|
|
| X |
|
|
|
| D3 | BLKLEN23 | (single/successive transfer mode) |
|
|
|
|
|
|
|
|
| X |
|
|
|
| D2 | BLKLEN22 |
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D1 | BLKLEN21 |
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D0 | BLKLEN20 |
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
0048242 | DF | DUALM2 | Ch.2 address mode selection | 1 |
| Dual addr | 0 |
| Single addr | 0 | R/W |
| ||||
DMA Ch.2 | (HW) | DE | D2DIR | D) Invalid |
|
|
|
|
| – |
|
|
| – | – |
|
control register |
|
|
| S) Ch.2 transfer direction control | 1 |
| Memory WR | 0 |
| Memory RD | 0 | R/W |
| |||
|
| – | reserved |
|
|
|
|
| – |
|
|
| – | – | Undefined in read. | |
Note: |
| D7 | TC2_H7 | Ch.2 transfer counter[15:8] |
|
|
|
|
|
|
|
|
| X | R/W |
|
D) Dual address |
| D6 | TC2_H6 | (block transfer mode) |
|
|
|
|
|
|
|
|
| X |
|
|
mode |
|
|
|
|
|
|
|
|
|
|
|
| ||||
| D5 | TC2_H5 |
|
|
|
|
|
|
|
|
|
| X |
|
| |
S) Single |
|
|
|
|
|
|
|
|
|
|
|
|
| |||
| D4 | TC2_H4 | Ch.2 transfer counter[23:16] |
|
|
|
|
|
|
|
|
| X |
|
| |
address |
|
|
|
|
|
|
|
|
|
|
|
| ||||
| D3 | TC2_H3 | (single/successive transfer mode) |
|
|
|
|
|
|
|
|
| X |
|
| |
mode |
|
|
|
|
|
|
|
|
|
|
|
| ||||
|
| D2 | TC2_H2 |
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D1 | TC2_H1 |
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D0 | TC2_H0 |
|
|
|
|
|
|
|
|
|
| X |
|
|
HSDMA
S1C33L03 FUNCTION PART | EPSON |