4 PERIPHERAL CIRCUITS
Register name | Address | Bit | Name | Function |
|
|
|
| Setting | Init. | R/W | Remarks | |||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Serial I/F Ch.2 | 00401F3 | D7 | TXEN2 | Ch.2 transmit enable | 1 |
| Enabled |
|
| 0 |
| Disabled | 0 | R/W |
| ||
control register | (B) | D6 | RXEN2 | Ch.2 receive enable | 1 |
| Enabled |
|
| 0 |
| Disabled | 0 | R/W |
| ||
|
| D5 | EPR2 | Ch.2 parity enable | 1 |
| With parity |
| 0 |
| No parity | X | R/W | Valid only in | |||
|
| D4 | PMD2 | Ch.2 parity mode selection | 1 |
| Odd |
|
|
| 0 |
| Even | X | R/W | asynchronous mode. | |
|
| D3 | STPB2 | Ch.2 stop bit selection | 1 |
| 2 bits |
|
|
| 0 |
| 1 bit | X | R/W |
| |
|
| D2 | SSCK2 | Ch.2 input clock selection | 1 |
| #SCLK2 |
|
| 0 |
| Internal clock | X | R/W |
| ||
|
| D1 | SMD21 | Ch.2 transfer mode selection | SMD2[1:0] |
| Transfer mode | X | R/W |
| |||||||
|
| D0 | SMD20 |
|
| 1 |
| 1 | X |
|
| ||||||
|
|
|
|
|
| 1 |
| 0 |
|
|
| ||||||
|
|
|
|
|
| 0 |
| 1 |
| Clock sync. Slave |
|
|
| ||||
|
|
|
|
|
| 0 |
| 0 | Clock sync. Master |
|
|
| |||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Serial I/F Ch.2 | 00401F4 | – | reserved |
|
|
|
|
|
| – |
|
| – | – | 0 when being read. | ||
IrDA register | (B) | D4 | DIVMD2 | Ch.2 async. clock division ratio | 1 |
| 1/8 |
|
|
| 0 |
| 1/16 | X | R/W |
| |
|
| D3 | IRTL2 | Ch.2 IrDA I/F output logic inversion | 1 |
| Inverted |
|
| 0 |
| Direct | X | R/W | Valid only in | ||
|
| D2 | IRRL2 | Ch.2 IrDA I/F input logic inversion | 1 |
| Inverted |
|
| 0 |
| Direct | X | R/W | asynchronous mode. | ||
|
| D1 | IRMD21 | Ch.2 interface mode selection | IRMD2[1:0] |
|
|
| I/F mode | X | R/W |
| |||||
|
| D0 | IRMD20 |
|
| 1 |
| 1 |
|
|
| reserved | X |
|
| ||
|
|
|
|
|
| 1 |
| 0 |
|
|
| IrDA 1.0 |
|
|
| ||
|
|
|
|
|
| 0 |
| 1 |
|
|
| reserved |
|
|
| ||
|
|
|
|
|
| 0 |
| 0 |
|
| General I/F |
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||
Serial I/F Ch.3 | 00401F5 | D7 | TXD37 | Serial I/F Ch.3 transmit data |
|
|
| 0x0 to 0xFF(0x7F) | X | R/W |
| ||||||
transmit data | (B) | D6 | TXD36 | TXD37(36) = MSB |
|
|
|
|
|
|
|
|
|
| X |
|
|
register |
| D5 | TXD35 | TXD30 = LSB |
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D4 | TXD34 |
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D3 | TXD33 |
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D2 | TXD32 |
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D1 | TXD31 |
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D0 | TXD30 |
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||
Serial I/F Ch.3 | 00401F6 | D7 | RXD37 | Serial I/F Ch.3 receive data |
|
|
| 0x0 to 0xFF(0x7F) | X | R |
| ||||||
receive data | (B) | D6 | RXD36 | RXD37(36) = MSB |
|
|
|
|
|
|
|
|
|
| X |
|
|
register |
| D5 | RXD35 | RXD30 = LSB |
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D4 | RXD34 |
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D3 | RXD33 |
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D2 | RXD32 |
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D1 | RXD31 |
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
| D0 | RXD30 |
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Serial I/F Ch.3 | 00401F7 | – | reserved |
|
|
|
|
|
| – |
|
| – | – | 0 when being read. | ||
status register | (B) | D5 | TEND3 | Ch.3 | 1 |
| Transmitting |
| 0 |
| End | 0 | R |
| |||
|
| D4 | FER3 | Ch.3 flaming error flag | 1 |
| Error |
|
|
| 0 |
| Normal | 0 | R/W | Reset by writing 0. | |
|
| D3 | PER3 | Ch.3 parity error flag | 1 |
| Error |
|
|
| 0 |
| Normal | 0 | R/W | Reset by writing 0. | |
|
| D2 | OER3 | Ch.3 overrun error flag | 1 |
| Error |
|
|
| 0 |
| Normal | 0 | R/W | Reset by writing 0. | |
|
| D1 | TDBE3 | Ch.3 transmit data buffer empty | 1 |
| Empty |
|
| 0 |
| Buffer full | 1 | R |
| ||
|
| D0 | RDBF3 | Ch.3 receive data buffer full | 1 |
| Buffer full |
|
| 0 |
| Empty | 0 | R |
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
Serial I/F Ch.3 | 00401F8 | D7 | TXEN3 | Ch.3 transmit enable | 1 |
| Enabled |
|
| 0 |
| Disabled | 0 | R/W |
| ||
control register | (B) | D6 | RXEN3 | Ch.3 receive enable | 1 |
| Enabled |
|
| 0 |
| Disabled | 0 | R/W |
| ||
|
| D5 | EPR3 | Ch.3 parity enable | 1 |
| With parity |
| 0 |
| No parity | X | R/W | Valid only in | |||
|
| D4 | PMD3 | Ch.3 parity mode selection | 1 |
| Odd |
|
|
| 0 |
| Even | X | R/W | asynchronous mode. | |
|
| D3 | STPB3 | Ch.3 stop bit selection | 1 |
| 2 bits |
|
|
| 0 |
| 1 bit | X | R/W |
| |
|
| D2 | SSCK3 | Ch.3 input clock selection | 1 |
| #SCLK3 |
|
| 0 |
| Internal clock | X | R/W |
| ||
|
| D1 | SMD31 | Ch.3 transfer mode selection | SMD3[1:0] |
| Transfer mode | X | R/W |
| |||||||
|
| D0 | SMD30 |
|
| 1 |
| 1 | X |
|
| ||||||
|
|
|
|
|
| 1 |
| 0 |
|
|
| ||||||
|
|
|
|
|
| 0 |
| 1 |
| Clock sync. Slave |
|
|
| ||||
|
|
|
|
|
| 0 |
| 0 | Clock sync. Master |
|
|
| |||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Serial I/F Ch.3 | 00401F9 | – | reserved |
|
|
|
|
|
| – |
|
| – | – | 0 when being read. | ||
IrDA register | (B) | D4 | DIVMD3 | Ch.3 async. clock division ratio | 1 |
| 1/8 |
|
|
| 0 |
| 1/16 | X | R/W |
| |
|
| D3 | IRTL3 | Ch.3 IrDA I/F output logic inversion | 1 |
| Inverted |
|
| 0 |
| Direct | X | R/W | Valid only in | ||
|
| D2 | IRRL3 | Ch.3 IrDA I/F input logic inversion | 1 |
| Inverted |
|
| 0 |
| Direct | X | R/W | asynchronous mode. | ||
|
| D1 | IRMD31 | Ch.3 interface mode selection | IRMD3[1:0] |
|
|
| I/F mode | X | R/W |
| |||||
|
| D0 | IRMD30 |
|
| 1 |
| 1 |
|
|
| reserved | X |
|
| ||
|
|
|
|
|
| 1 |
| 0 |
|
|
| IrDA 1.0 |
|
|
| ||
|
|
|
|
|
| 0 |
| 1 |
|
|
| reserved |
|
|
| ||
|
|
|
|
|
| 0 |
| 0 |
|
| General I/F |
|
|
| |||
S1C33L03 PRODUCT PART | EPSON |