III PERIPHERAL BLOCK: SERIAL INTERFACE
III-8 SERIAL INTERFACE
Configuration of Serial Interfaces
Features of Serial Interfaces
The Peripheral Block contains four channels (Ch.0, Ch.1, Ch.2 and Ch.3) of serial interfaces, the features of which are described below. The functions of these four serial interfaces are the same.
•A
Data length: 8 bits, fixed (No start, stop, and parity bits)
Receive error: An overrun error can been detected. Asynchronous mode
Data length: | 7 or 8 bits, selectable |
Receive error: | Overrun, framing, or parity errors can been detected. |
Start bit: | 1 bit, fixed |
Stop bit: | 1 or 2 bits, selectable |
Parity bit: | Even, odd, or none; selectable |
Since the transmit and receive units are independent,
•
•The receive and transmit units are constructed with a
•Data transfers using IDMA or HSDMA are possible.
•Three types of interrupts (transmit data empty, receive data full, and receive error) can be generated.
Figure 8.1 shows the configuration of the serial interface (one channel).
|
|
|
|
|
|
|
|
| Internal data bus |
|
|
|
|
|
|
|
|
|
| |||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Transmit data buffer empty | |
|
|
| Control registers |
|
|
|
| Transmit unit |
|
|
| Receive unit |
|
|
|
|
|
|
|
| interrupt request | |||
|
|
|
|
|
|
|
|
| Data buffer |
|
|
| Data buffer |
|
|
|
| Interrupt |
|
| Receive data buffer full | |||
|
|
|
|
|
|
|
|
| and |
|
|
| and |
|
|
|
| control circuit |
|
| interrupt request | |||
SOUTx |
|
| Serial output |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Receive error | |||||
|
|
|
|
|
| shift register |
|
|
| shift register |
|
|
|
|
|
|
|
| ||||||
|
| control circuit |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| interrupt request | |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
| Serial input |
|
|
|
|
|
|
|
|
|
|
|
|
|
| Ready signal |
|
|
| #SRDYx | ||
SINx |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| control circuit |
|
|
| ||||
|
| control circuit |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Start bit |
|
|
| Clock |
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
| detection circuit |
|
|
| control circuit |
|
|
|
| |||||||
#SCLKx |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Figure 8.1 Configuration of Serial Interface
Note: Ch.0 to Ch.3 have the same configuration and the same function. The signal and control bit names are suffixed by a 0, 1, 2, or 3 to indicate the channel number, enabling discrimination between channels 0 to 3. In this manual, however, channel numbers 0 to 3 are replaced with "x" unless discrimination is necessary, because explanations are common to all four channels.
SIF
S1C33L03 FUNCTION PART | EPSON |