1 OUTLINE
1 Outline
The S1C33L03 is a Seiko Epson original
The S1C33L03 consists of the S1C33000
The S1C33L03 provides a DSP function, by using the internal MAC (multiplication and accumulation) operation function with the A/D converter, it makes it possible to design simply speech recognition and voice synthesis systems.
Table 1.1 Model Lineup
Model | Package | Internal RAM | Internal ROM | Data bus I/F | |
S1C33L03F00A100 | 8K bytes | None | CMOS/LVTTL | ||
S1C33L03F00A200 | 8K bytes | None | CMOS/LVTTL | ||
|
|
|
| ||
S1C33L03D00A100 | Chip | 8K bytes | None | CMOS/LVTTL |
1.1 Features
Core CPU
Seiko Epson original
•Basic instruction set: 105 instructions
•Sixteen
•
•Multiplication/division instructions and MAC (multiplication and accumulation) instruction are available
•20 ns of minimum instruction execution time at 50 MHz operation
Internal memory
RAM: 8K bytes
Internal peripheral circuits
Oscillation circuit: | |||
| Crystal/ceramic oscillator or external clock input | ||
| |||
| Crystal oscillator or external clock input | ||
LCD controller: | 4 or | ||
| 2, 4 or | ||
| 2, 4, 16 or | ||
| Resolution examples: | 640 ⋅ | 480 pixels with |
|
| 640 ⋅ | 240 pixels with |
|
| 320 ⋅ | 240 pixels with |
|
| 240 ⋅ | 160 pixels with |
Timers: | 6 channels | ||
| 6 channels | ||
| Watchdog timer | ||
| Clock timer | 1 channel (with alarm function) | |
Serial interface: | 4 channels | ||
| interface are selectable) |
| |
A/D converter: | 10 bits ⋅ 8 channels |
|
|
DMA controller: | 4 channels | ||
| Intelligent DMA | 128 channels |
S1C33L03 PRODUCT PART | EPSON |