III PERIPHERAL BLOCK:
CKSL0: Timer 0 input clock selection (D3) /
CKSL1: Timer 1 input clock selection (D3) /
CKSL2: Timer 2 input clock selection (D3) /
CKSL3: Timer 3 input clock selection (D3) /
CKSL4: Timer 4 input clock selection (D3) /
CKSL5: Timer 5 input clock selection (D3) /
Selects the input clock of each timer.
Write "1": External clock
Write "0": Internal clock
Read: Valid
The internal clock (prescaler output) is selected for the input clock of each timer by writing "0" to CKSLx. An external clock (one that is fed from the clock input pin) is selected by writing "1", and the timer functions as an event counter. In this case, the clock input pin must be set using CFP1x before an external clock is selected here. At initial reset, CKSLx is set to "0" (internal clock).
PTM0: Timer 0 clock output control (D2) /
PTM1: Timer 1 clock output control (D2) /
PTM2: Timer 2 clock output control (D2) /
PTM3: Timer 3 clock output control (D2) /
PTM4: Timer 4 clock output control (D2) /
PTM5: Timer 5 clock output control (D2) /
Controls the output of the TMx signal (timer output clock).
Write "1": On
Write "0": Off
Read: Valid
The TMx signal is output from the clock output pin by writing "1" to PTMx. Clock output is stopped by writing "0" to PTMx and goes to the off level according to the OUTINVx setting (low when OUTINVx = "0" or high when OUTINVx = "1"). In this case, the clock output pin must be set using CFP2x before outputting the TMx signal here.
At initial reset, PTMx is set to "0" (off).
PRESET0: Timer 0 reset (D1) /
PRESET1: Timer 1 reset (D1) /
PRESET2: Timer 2 reset (D1) /
PRESET3: Timer 3 reset (D1) /
PRESET4: Timer 4 reset (D1) /
PRESET5: Timer 5 reset (D1) /
Resets the counter.
Write "1": Reset
Write "0": Invalid
Read: Always "0"
The counter of timer x is reset by writing "1" to PRESETx.
Writing "0" results in No Operation.
Since PRESETx is a
16TM
S1C33L03 FUNCTION PART | EPSON |