V DMA BLOCK: HSDMA
Register name | Address | Bit | Name | Function |
| Setting |
| Init. | R/W | Remarks | ||
|
|
|
|
|
|
|
|
|
|
|
| |
0040298 | D7 | HSD1S3 | 0 | Software trigger |
| 0 | R/W |
| ||||
DMA Ch.0/1 | (B) | D6 | HSD1S2 | trigger | 1 | K51 input (falling edge) | 0 |
|
| |||
trigger |
| D5 | HSD1S1 |
| 2 | K51 input (rising edge) | 0 |
|
| |||
register |
| D4 | HSD1S0 |
| 3 | Port 1 input |
|
|
| 0 |
|
|
|
|
|
|
| 4 | Port 5 input |
|
|
|
|
|
|
|
|
|
|
| 5 |
|
|
| ||||
|
|
|
|
| 6 |
|
|
| ||||
|
|
|
|
| 7 |
|
|
| ||||
|
|
|
|
| 8 |
|
|
| ||||
|
|
|
|
| 9 |
|
|
| ||||
|
|
|
|
| A | SI/F Ch.1 Rx buffer full |
|
|
| |||
|
|
|
|
| B | SI/F Ch.1 Tx buffer empty |
|
|
| |||
|
|
|
|
| C | A/D conversion completion |
|
|
| |||
|
| D3 | HSD0S3 | 0 | Software trigger |
| 0 | R/W |
| |||
|
| D2 | HSD0S2 | trigger | 1 | K50 input (falling edge) | 0 |
|
| |||
|
| D1 | HSD0S1 |
| 2 | K50 input (rising edge) | 0 |
|
| |||
|
| D0 | HSD0S0 |
| 3 | Port 0 input |
|
|
| 0 |
|
|
|
|
|
|
| 4 | Port 4 input |
|
|
|
|
|
|
|
|
|
|
| 5 |
|
|
| ||||
|
|
|
|
| 6 |
|
|
| ||||
|
|
|
|
| 7 |
|
|
| ||||
|
|
|
|
| 8 |
|
|
| ||||
|
|
|
|
| 9 |
|
|
| ||||
|
|
|
|
| A | SI/F Ch.0 Rx buffer full |
|
|
| |||
|
|
|
|
| B | SI/F Ch.0 Tx buffer empty |
|
|
| |||
|
|
|
|
| C | A/D conversion completion |
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
| |
0040299 | D7 | HSD3S3 | 0 | Software trigger |
| 0 | R/W |
| ||||
DMA Ch.2/3 | (B) | D6 | HSD3S2 | trigger | 1 | K54 input (falling edge) | 0 |
|
| |||
trigger |
| D5 | HSD3S1 |
| 2 | K54 input (rising edge) | 0 |
|
| |||
register |
| D4 | HSD3S0 |
| 3 | Port 3 input |
|
|
| 0 |
|
|
|
|
|
|
| 4 | Port 7 input |
|
|
|
|
|
|
|
|
|
|
| 5 |
|
|
| ||||
|
|
|
|
| 6 |
|
|
| ||||
|
|
|
|
| 7 |
|
|
| ||||
|
|
|
|
| 8 |
|
|
| ||||
|
|
|
|
| 9 |
|
|
| ||||
|
|
|
|
| A | SI/F Ch.1 Rx buffer full |
|
|
| |||
|
|
|
|
| B | SI/F Ch.1 Tx buffer empty |
|
|
| |||
|
|
|
|
| C | A/D conversion completion |
|
|
| |||
|
| D3 | HSD2S3 | 0 | Software trigger |
| 0 | R/W |
| |||
|
| D2 | HSD2S2 | trigger | 1 | K53 input (falling edge) | 0 |
|
| |||
|
| D1 | HSD2S1 |
| 2 | K53 input (rising edge) | 0 |
|
| |||
|
| D0 | HSD2S0 |
| 3 | Port 2 input |
|
|
| 0 |
|
|
|
|
|
|
| 4 | Port 6 input |
|
|
|
|
|
|
|
|
|
|
| 5 |
|
|
| ||||
|
|
|
|
| 6 |
|
|
| ||||
|
|
|
|
| 7 |
|
|
| ||||
|
|
|
|
| 8 |
|
|
| ||||
|
|
|
|
| 9 |
|
|
| ||||
|
|
|
|
| A | SI/F Ch.0 Rx buffer full |
|
|
| |||
|
|
|
|
| B | SI/F Ch.0 Tx buffer empty |
|
|
| |||
|
|
|
|
| C | A/D conversion completion |
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
004029A | – | reserved |
|
| – |
| – | – | 0 when being read. | |||
DMA software | (B) | D3 | HST3 | HSDMA Ch.3 software trigger | 1 | Trigger |
| 0 | Invalid | 0 | W |
|
trigger register |
| D2 | HST2 | HSDMA Ch.2 software trigger |
|
|
|
|
| 0 | W |
|
|
| D1 | HST1 | HSDMA Ch.1 software trigger |
|
|
|
|
| 0 | W |
|
|
| D0 | HST0 | HSDMA Ch.0 software trigger |
|
|
|
|
| 0 | W |
|
|
|
|
|
|
|
|
|
|
|
|
| |
K5 function | 00402C0 | – | reserved |
|
| – |
| – | – | 0 when being read. | ||
select register | (B) | D4 | CFK54 | K54 function selection | 1 | #DMAREQ3 |
| 0 | K54 | 0 | R/W |
|
|
| D3 | CFK53 | K53 function selection | 1 | #DMAREQ2 |
| 0 | K53 | 0 | R/W |
|
|
| D2 | CFK52 | K52 function selection | 1 | #ADTRG |
| 0 | K52 | 0 | R/W |
|
|
| D1 | CFK51 | K51 function selection | 1 | #DMAREQ1 |
| 0 | K51 | 0 | R/W |
|
|
| D0 | CFK50 | K50 function selection | 1 | #DMAREQ0 |
| 0 | K50 | 0 | R/W |
|
EPSON | S1C33L03 FUNCTION PART |