VI SDRAM CONTROLLER BLOCK: SDRAM INTERFACE
Set the tRCD SDRAM parameter (ACTIVE to READ or WRITE delay time).
In accordance with the specifications of the SDRAM, specify this parameter in terms of the number of SDRAM clock cycles. Specifying
SDRTRSC: SDRAM tRSC spec (D5) / SDRAM timing
Set the tRSC SDRAM parameter (Mode Register Set cycle time).
Write "1": 1 clock
Write "0": 2 clocks
Read: Valid
In accordance with the specifications of the SDRAM, specify this parameter in terms of the number of SDRAM clock cycles.
At cold start, SDRTRSC is set to "0" (2). At hot start, SDRTRSC retain its status before being initialized.
Set the tRRD SDRAM parameter (ACTIVE bank (a) to ACTIVE bank (b) period).
In accordance with the specifications of the SDRAM, specify this parameter in terms of the number of SDRAM clock cycles. Specifying
Set the auto refresh counter value.
The
The value calculated from the equation below is the maximum count that can be set.
RFP
SDRARFC ≤
ROWS
RFP: Maximum refresh period [s]
ROWS: Row address size
fOSC3: OSC3 clock frequency [Hz]
Burst length [word]
CAS latency [Number of SD_CLK clocks]
PRECHARGE command period [Number of SD_CLK clocks] ACTIVE to READ or WRITE delay time [Number of SD_CLK clocks]
At cold start, SDRARFC is set to "0xFFF" (4095). At hot start, SDRARFC retain its status before being initialized.
Set the self refresh counter value.
If SDRSRF (D5/0x39FFC1) is set to "1"
At cold start, SDRSRFC is set to "0xF" (15). At hot start, SDRSRFC retain its status before being initialized.
Note: Always set this register to 2 or more. If it is set to less than 2, the SDRAM cannot exit
EPSON | S1C33L03 FUNCTION PART |