III PERIPHERAL BLOCK:
F16TUx and F16TCx are the interrupt factor flags corresponding to the comparison B and comparison A interrupts, respectively. The flag is set to "1" when each interrupt factor occurs.
At this time, if the following conditions are met, an interrupt to the CPU is generated:
1.The corresponding interrupt enable register bit is set to "1".
2.No other interrupt request of a higher priority has been generated.
3.The PSR's IE bit is set to "1" (interrupts enabled).
4.The value set in the corresponding interrupt priority register is higher than the CPU's interrupt level (IL).
When using the interrupt factor of the
The interrupt factor flag is set to "1" whenever interrupt generation conditions are met, regardless of how the interrupt enable and interrupt priority registers are set.
If the next interrupt is to be accepted after an interrupt has occurred, it is necessary that the interrupt factor flag be reset, and that the PSR be set again (by setting the IE bit to "1" after setting the IL to a value lower than the level indicated by the interrupt priority register, or by executing the reti instruction).
The interrupt factor flag can be reset only by writing to it in the software. Note that if the PSR is set again to accept interrupts generated (or if the reti instruction is executed) without resetting the interrupt factor flag, the same interrupt occurs again. Note also that the value to be written to reset the flag is "1" when the
At initial reset, all these flags become indeterminate, so be sure to reset them in the software.
R16TU0, R16TC0: Timer 0 IDMA request (D6, D7) /
Port input
R16TU1, R16TC1: Timer 1 IDMA request (D0, D1) /
R16TU2, R16TC2: Timer 2 IDMA request (D2, D3) /
R16TU3, R16TC3: Timer 3 IDMA request (D4, D5) /
R16TU4, R16TC4: Timer 4 IDMA request (D6, D7) /
R16TU5, R16TC5: Timer 5 IDMA request (D0, D1) /
Specifies whether to invoke IDMA when an interrupt factor occurs.
When using the
Write "1": IDMA request
Write "0": Not changed
Read: Valid
When using the read/write method
Write "1": IDMA request
Write "0": Interrupt request
Read: Valid
R16TUx and R16TCx are IDMA request bits corresponding to the comparison B and comparison A interrupt factors, respectively. When the bit is set to "1", IDMA is invoked when the interrupt factor occurs, thereby performing programmed data transfers. When the register is set to "0", normal interrupt processing is performed and IDMA is not invoked. For details on IDMA, refer to "IDMA (Intelligent DMA)".
At initial reset, these bits are set to "0" (interrupt request).
EPSON | S1C33L03 FUNCTION PART |