II CORE BLOCK: ITC (Interrupt Controller)
Register name | Address | Bit | Name | Function |
| Setting |
| Init. | R/W | Remarks | |||
|
|
|
|
|
|
|
|
|
|
|
|
| |
0040298 | D7 | HSD1S3 | 0 | Software trigger |
| 0 | R/W |
| |||||
DMA Ch.0/1 | (B) | D6 | HSD1S2 | trigger | 1 | K51 input (falling edge) | 0 |
|
| ||||
trigger |
| D5 | HSD1S1 |
| 2 | K51 input (rising edge) | 0 |
|
| ||||
register |
| D4 | HSD1S0 |
| 3 | Port 1 input |
|
|
|
| 0 |
|
|
|
|
|
|
| 4 | Port 5 input |
|
|
|
|
|
|
|
|
|
|
|
| 5 |
|
|
| |||||
|
|
|
|
| 6 |
|
|
| |||||
|
|
|
|
| 7 |
|
|
| |||||
|
|
|
|
| 8 |
|
|
| |||||
|
|
|
|
| 9 |
|
|
| |||||
|
|
|
|
| A | SI/F Ch.1 Rx buffer full |
|
|
| ||||
|
|
|
|
| B | SI/F Ch.1 Tx buffer empty |
|
|
| ||||
|
|
|
|
| C | A/D conversion completion |
|
|
| ||||
|
| D3 | HSD0S3 | 0 | Software trigger |
| 0 | R/W |
| ||||
|
| D2 | HSD0S2 | trigger | 1 | K50 input (falling edge) | 0 |
|
| ||||
|
| D1 | HSD0S1 |
| 2 | K50 input (rising edge) | 0 |
|
| ||||
|
| D0 | HSD0S0 |
| 3 | Port 0 input |
|
|
|
| 0 |
|
|
|
|
|
|
| 4 | Port 4 input |
|
|
|
|
|
|
|
|
|
|
|
| 5 |
|
|
| |||||
|
|
|
|
| 6 |
|
|
| |||||
|
|
|
|
| 7 |
|
|
| |||||
|
|
|
|
| 8 |
|
|
| |||||
|
|
|
|
| 9 |
|
|
| |||||
|
|
|
|
| A | SI/F Ch.0 Rx buffer full |
|
|
| ||||
|
|
|
|
| B | SI/F Ch.0 Tx buffer empty |
|
|
| ||||
|
|
|
|
| C | A/D conversion completion |
|
|
| ||||
|
|
|
|
|
|
|
|
|
|
|
|
| |
0040299 | D7 | HSD3S3 | 0 | Software trigger |
| 0 | R/W |
| |||||
DMA Ch.2/3 | (B) | D6 | HSD3S2 | trigger | 1 | K54 input (falling edge) | 0 |
|
| ||||
trigger |
| D5 | HSD3S1 |
| 2 | K54 input (rising edge) | 0 |
|
| ||||
register |
| D4 | HSD3S0 |
| 3 | Port 3 input |
|
|
|
| 0 |
|
|
|
|
|
|
| 4 | Port 7 input |
|
|
|
|
|
|
|
|
|
|
|
| 5 |
|
|
| |||||
|
|
|
|
| 6 |
|
|
| |||||
|
|
|
|
| 7 |
|
|
| |||||
|
|
|
|
| 8 |
|
|
| |||||
|
|
|
|
| 9 |
|
|
| |||||
|
|
|
|
| A | SI/F Ch.1 Rx buffer full |
|
|
| ||||
|
|
|
|
| B | SI/F Ch.1 Tx buffer empty |
|
|
| ||||
|
|
|
|
| C | A/D conversion completion |
|
|
| ||||
|
| D3 | HSD2S3 | 0 | Software trigger |
| 0 | R/W |
| ||||
|
| D2 | HSD2S2 | trigger | 1 | K53 input (falling edge) | 0 |
|
| ||||
|
| D1 | HSD2S1 |
| 2 | K53 input (rising edge) | 0 |
|
| ||||
|
| D0 | HSD2S0 |
| 3 | Port 2 input |
|
|
|
| 0 |
|
|
|
|
|
|
| 4 | Port 6 input |
|
|
|
|
|
|
|
|
|
|
|
| 5 |
|
|
| |||||
|
|
|
|
| 6 |
|
|
| |||||
|
|
|
|
| 7 |
|
|
| |||||
|
|
|
|
| 8 |
|
|
| |||||
|
|
|
|
| 9 |
|
|
| |||||
|
|
|
|
| A | SI/F Ch.0 Rx buffer full |
|
|
| ||||
|
|
|
|
| B | SI/F Ch.0 Tx buffer empty |
|
|
| ||||
|
|
|
|
| C | A/D conversion completion |
|
|
| ||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Flag set/reset | 004029F | – | reserved |
|
| – |
| – | – |
| |||
method select | (B) | D2 | DENONLY | IDMA enable register set method | 1 | Set only |
| 0 |
| RD/WR | 1 | R/W |
|
register |
|
|
| selection |
|
|
|
|
|
|
|
|
|
|
| D1 | IDMAONLY | IDMA request register set method | 1 | Set only |
| 0 |
| RD/WR | 1 | R/W |
|
|
|
|
| selection |
|
|
|
|
|
|
|
|
|
|
| D0 | RSTONLY | Interrupt factor flag reset method | 1 | Reset only |
| 0 |
| RD/WR | 1 | R/W |
|
|
|
|
| selection |
|
|
|
|
|
|
|
|
|
EPSON | S1C33L03 FUNCTION PART |