V DMA BLOCK: HSDMA
Operation in
The operation of each transfer mode is almost the same as that of
The following explains the data transfer operation different from
#DMAACKx signal output and bus operation
When the HSDMA circuit accepts the DMA request, it outputs a
The contents of this bus operation are as follows:
•Data transfer from I/O device to memory
The address that has been set in the memory address register is output to the address bus.
A write operation is performed under the interface conditions set on the area to which the memory at the destination of transfer belongs. The data bus is left floating.
The external I/O device outputs the transfer data onto the data bus using the #DMAACKx signal as the read signal. The memory takes in this data using the write signal.
•Data transfer from memory to an I/O device
The address that has been set in the memory address register is output to the address bus.
A read operation is performed under the interface conditions set on the area to which the memory at the source of transfer belongs.
The memory outputs the transfer data onto the data bus using the read signal.
The external I/O device takes in the data from the data bus using the #DMAACKx signal as the write signal.
If the transfer data size is 16 bits and the I/O device is an
#DMAENDx signal output
When the transfer counter reaches 0, the
EPSON | S1C33L03 FUNCTION PART |