Delta DVP-ES2/EX2/SS2/SA2/SX2/SE manual Matrix bit read

3. Instruction

Set

API

Mnemonic

Operands

Function

Controllers

186

MBRD

P

Matrix bit read

ES2/EX2 SS2 SA2 SX2

SE

Type

Bit Devices

Word devices

Program Steps

OP

X

Y

M

S

K

H KnX KnY KnM KnS T

C

D

E

F MBRD, MBRDP: 7 steps

S

*

*

*

*

*

*

*

n

*

*

*

D

*

*

*

*

*

*

*

*

PULSE

16-bit

32-bit

ES2/EX2

SS2

SA2

SX2

ES2/EX2

SS2

SA2

SX2

ES2/EX2

SS2

SA2

SX2

SE

SE

SE

Operands:

S: Matrix source device n: Matrix length (K1~K256).

D: Pointer Pr (bit number)

Explanations:

1.MBRD instruction reads the bit status of the matrix. When MBRD executes, the status of M1094 (Matrix pointer clear flag) will be checked first. If M1094 = ON, Pr value in D will be cleared and the instruction reads from the first bit. The bit status is read out and mapped to M1095 (Carry flag for matrix operation). After a bit is read, MBRD checks the status of M1093 (Matrix pointer increasing flag). If M1093 = ON, MBRD instruction will proceed to read the next bit, i.e. Pr value plus 1. When MBRD proceeds to the last bit, M1089 = ON, indicating the end of the Matrix, and D records the last bit number. After this, MBRD instruction stops.

2.The Pointer (Pr) of the matrix is designated by the user in the instruction. The valid range of Pr is 0 ~ 16n -1, corresponding to b0 ~ b16n-1 in the matrix. If the Pr value exceeds the valid range, M1092 = ON and the instruction will be disabled.

3.If operands S or D use KnX, KnY, KnM, KnS format, only n = 4 is applicable.

Program Example:

1.When X0 goes from OFF→ON with M1094 = ON (Clear Pr value) and M1093 = ON (Increase Pr value), the reading will start from the first bit and Pr value increases 1 after a bit is read.

2.Assume present value of pointer D20 = 45, the following 3 results (n, o, p) can be obtained when X0 is executed from OFF→ON for 3 times.

n D20 = 45, M1095 = OFF, M1089 = OFF

o D20 = 46, M1095 = ON (bit status is ON), M1089 = OFF.

p D20 = 47, M1095 = OFF, M1089 = ON. (reading proceeds to the last bit)

X0

MBRDP D0 K3 D20

3 - 4 1 5