Intel 386 manual IPSB Bus Cycle Timing

~

a Col

ARBITRATION CYCLE

.,.----"'\,TRANSFER CYCLE

.,.----"\,

EXCEPTION CYCLE

l

@

:s::

c:

~

m

c:

CJ)

=

»

z c

-:::J

CD

W co

Q)

~

:s::

(5

:::D

o

"D

:::D

o o

m

CJ)

CJ)

o

:::D

231732i10-1

Figure 10-1. iPSB Bus Cycle Timing