Manuals / Intel / Computer Equipment / Computer Hardware

Intel 386 manual

Models: 386

1 307

Download 307 pages 15.07 Kb

<>

Thermal Characteristics Lattice Diagram READY# Signal Timing Logic Delay Operating Mode Configurations Reset Simplest Diagnostic Program Resolution Power and Ground Planes Domestic Service Offices

Page 76

Page 75 Page 77

Image 76

Intel 386 manual

Page 75 Page 77

Related pages Troubleshooting for Acu-Rite 823 Specification S for Pride Mobility SC340 Error Messages for Agilent Technologies B2201A Comprehensive Test Sequence Chart for Bosch Appliances WFL 2060UC When Calling for Assistance for GarrettCom Magnum 6K32T Installing Fixed Wheel Attachments Model no E Figure for Invacare 6267E VHX Series Steamer Condensed Spare Parts List for Vulcan-Hart VHX24G5 If there are more than one code listed for your brand for JVC RX-5020VBK Using Your Range for Whirlpool TER20WOY Waar kan ik een nieuwe batterij voor mijn Petsafe afstandszender kopen? Bekijk hier

Contents

Page Infel Current Handbooks Canada Literature Order Form International Literature Order Form Name Company ~ Address City State ZIP Country Microprocessor Hardware Reference Manual Intel Corporation 1986 CG-072391 Intels Complete Support Solution Worldwide Customer SupportPage Preface Related Publications Organization of this Manual Preface Page Table of Contents Chapter Performance Considerations Chapter Cache Subsystems Chapter Table of Contents Chapter Physical Design and Debugging Figures Figures In.teI System Overview Page Chapter System Overview Microprocessor Lntel386 OX Microprocessor System Block Diagram Micro Channel-Compatible Solution with 82311 Chip Set Coprocessors Integrated System Peripheral Cache Controller Eisa Chip SET Clock Generator LAN Coprocessor8086/80286 Family Components Intel Programmable Logic Devices Internal Architecture Page Chapter Internal Architecture Code Prefetch Unit BUS Interface UnitInstruction Decode Unit =i m Segmentation Unit Execution UnitPaging Unit Local Bus Interface Page Chapter Local BUS Interface BUS Operations Summary of Intel386 OX Microprocessor Signal Pins Bus States ClK2and ClK Relationship CLK2 nIUrL1lrtn-rtn-rtn-rtn-rtn-rtfLrtn-n.rurL1l Address Pipelining 3 32-Bit Data Bus Transfers and Operand Alignment Local BUS Interface Consecutive Bytes in Hardware Implementation Possible Data Transfers to 32-Bit Memory Misaligned Transfer Read Cycle Non-Pipelined Address Read Cycles Write Cycle Pipelined Address Cycle Non-Pipelined Address Write Cycles ~~r-...............-r--+-----r-------r-.......~---f\j~~ Interrupt Acknowledge Cycle JUlrutrutrulrutrutrutillh.Ilrutruln.n Halt/Shutdown Cycle 9 8516 Cycle 10 i6-Bit Byte Enables and Operand Alignment 13 compares the signals for 32-bit and 16-bit bus cycles 13 -Bit and 16-Bit Bus Cycle Timing DIS-DO LOCALBU51NTERFACE BUS Timing READY# Signal Timing Clock Generation Clock Timing Crystal Oscillator Clock Generator 16.Clock Generator Interrupts 17. ADS# Synchronizer Non-Maskable Interrupt NMI Maskable Interrupt Intr Interrupt Latency BUS Lock Locked Cycle Activators EJj Locked Cycle Timing LOCK# Signal Duration HOLD/HLDA Hold Acknowledge HOLD/HLDA Timing Hold Signal Latency Reset Reset TimingHold State Pin Conditions Intel386 OX Microprocessor Internal States RES# ~----------5S 5 mml Performance Considerations Page Chapter Performance Considerations Wait States and Pipelining Wait States Performance versus Wait States and Operating Frequency Page Coprocessor Hardware Interface Page Chapter Coprocessor Hardware Interface Intel387 OX Math Coprocessor Interface Intel387 OX Math Coprocessor Connections InteI386OX CPU System with Intel387MOX Math Coprocessor Intel387 OX Math Coprocessor Bus Cycles Intel387 OX Math Coprocessor Clock Input Local BUS Activity with the Intel387 OX Math Coprocessor CLK2 Hardware Recognition of the NPX 80287/lnte1387 OX Math Coprocessor RecognitionSoftware Recognition of the NPX Software Routine to Reco.gnize the Coprocessor Coprocessor .HARDWARE Interface Memory Interfacing Page Memory Speed Versus Performance and Cost Chapter Memory InterfacingBasic Memory Interface Flb TTL Devices PLD Devices Common Logic Families Memory Interfacing =8= Address Latch Address Decoder Data Transceiver Bus Control Logic ~~Y Eprom Interface Nanosecond Eprom Timing Diagram 8 16-Bit Interface Dynamic RAM Dram Interface Interleaved Memory Dram Memory Performance Dram Memory Performance Dram Controller 3.1 3-ClK Dram CONTROllER IIII~ DRAMP2 Memory Interfacing ClK Y Y \JY ~1\ Dram Timing Analysis Logic Delay = 50 30 6 + + 3 + Avoiding Data BUS Contention Control Signal Timings Logic Paths Dram Design Variations Using TAP Delay Lines Refresh Cycles 5.2 BUR&T Refresh Initialization Cache Subsystems Page Chapter Cache Subsystems Cache Memory System Program Locality Introduction to CachesBlock Fetch Cache Organizations Fully Associative Cache Direct Mapped Cache Direct Mapped Cache Organization Set Associative Cache Cache Subsystems Write-Through System Cache UpdatingBuffered Write-Through System Write-Back System 3B6oOX CPU -u Cache Coherency Bus Watching Efficiency and Performance Hardware Transparency Non-Cacheable Memory Cache Example Cache and DMAExample Design Example Cache Memory Organization Example of Cache Memory Organization Bus Structure with 2 82385/lnte1386 OX Microprocessor Interface 11. Intel386 OX Microprocessor/82385 System Bus Structure 12. Intel386 OX Microprocessor/82385 Interface 2.3 82385 System Configuration Inputs 3 82385 Cache Organiza~ion 13.Direct Mapped Cache without Data Buffers ~~~~----------~~ 74AS~~ x~- ~ CWEB# Write Cycles System Interface Special Design Notes Cache Subsystems Page Interfacing Page I/O Mapping Versus Memory Mapping Chapters Interfacing8-BIT, 16-BIT, and 32-BIT I/O Interfaces Address Decoding 2 8-Bit I/O Interfacing 3 16-Bit I/O 4 32-Bit I/OLinear Chip Selects Basic I/O Interface Address Latch ~ #1 TTT 111tJI Timing Analysis for I/O Operations \.LI,1l Xcvr. prop Min Basic I/O Examples 1 8274 Serial Controller 2 82380 Programmable Interrupt Controller #- IRS 3 8259A Interrupt Controller Cascaded Interrupt Controllers 80286-COMPATIBLE BUS Cycles 1 AO/A1 Generator 2 SO#/S1 # Generator O21 Bus Controller and Bus Arbiter DIC. --t-~=r-\---+---.J 5 82380 Integrated System Peripheral 6 82586 LAN Coprocessor ·13. Intel386 OX Microprocessor/82380 Interface 14. LAN Station Dedicated CPU Decou Pled DUAL-PORT Memory Coupled DUAL-PORT Memory 17. Shared Bus Interface MULTIBUSland9 Intel386 ox Microprocessor Page Chapter Multi BUS I and Intel386 DX Microprocessor Multibus I Interface Example Address Latches and Data Transceivers BUS ·2. Multibus I Address Latches and Data Transceivers Wait-State Generator Wait-State Generator Logic BUSY# Ex L-lLS Pcb Timing Analysis of Multibus I Interface Priority Resolution 2 82289 Operating Modes Bus Priority Resolution Operating Mode Configurations Other Multibus I Design Considerations Multibus I Locked CyclesInterrupt-Acknowledge on Multibus Byte Swapping during Multibus I Byte Transfers »-+-J¢l~~~ Bus Timeout Function for Multibus I Accesses ALE~ Multibus I Power Failure Handling ~----I~ DUAL-PORT RAM with Multibus Avoiding Deadlock with Dual-Port RAM MUL Tibus II Intel386 OX Microprocessor Page Multibus II Standard Parallel System BUS iPSB Shows how the timing of these cycles overlap IPSB Bus Cycle Timing IPSe Interface IPSB Bus Interface 10-5 MIC Signals Local BUS Extension iLBX Serial System BUS iSSBPage Physical Design Page Chapter Physical Design and Debugging Power Dissipation and DistributionGeneral Design Guidelines Power and Ground Planes EMI, which will be discussed in Section Roo Decoupling Capacitors GNO Sx/1 Physical Design and Debugging ~O~ High Frequency Design Considerations Transmission Line Effects +1~ +~---------Dielectric ~~---T-ime---~--~~~= Impedance Mismatch 10. Loaded Transmission Line + TI Vst-tpd2L-xHt-tpd 2L-x + TITs Vst-tpd2L+x Ht-tpd2L+x 11. Lattice Diagram ~.-----..-.r Tpo 3.02 Need for Termination NVv Thevenins Equivalent Termination ·15. Thevenins Equivalent Circuit 1111 Impedance Matching Example Daisy Chaining Interference 20. Daisy Chaining Electromagnetic Interference CROSS-TALK 22. Typical Layout 23. Closed Loop Signal Paths are Undesirable Propagation Delay Clock Considerations LATCH-UPRequirements Routing ·24. Typical Intel386 DX Microprocessor Clock Circuit Physical Design and Debugging Thermal Characteristics 27. Star Connectipn Hardware Debugging Features Debugging Considerations Bus Interface Simplest Diagnostic Program Ffffo Building and Debugging a System Incrementally Other Simple Diagnostic Software EQU Debugging Hints 30. Object Code for Diagnostic Program Test Capabilities Page Internal Tests Chapter Test CapabilitiesAutomatic Self-Test Translation Lookaside Buffer Tests TLR Bit Name Definition Test Capabilities BOARD..LEVEL Tests Page Local Bus Control PLD Descriptions Page IOPLD1 Functions Appendix a Local BUS Control PLD DescriptionsIOPLD2 Functions PLD Equations Figure A-1. IOPLD1Equations Figure A-1. IOPLD1 Equations Contd Figure A·1. IOPLD1 Equations Contd IIIIIIIIIInllllIIIIIIIIIIIIII Figure A-2. IOPLD2 Equations Contd Figure A-2. IOPLD2 Equations Contd Iowr Figure A-3. RESET/CLOCK PLD Equations Figure A-3. RESET/CLOCK PLDEquations Contd Figure A-3. RESET/CLOCK PLD Equations Contd Dram PLD Descriptions Page Appendix B Dram PLD Descriptions Dram PLDs IUIIIIII11111111111111 DRAMP1 PLD Equations Contd Figure B-2. DRAMP1 PLD Equations Contd Figure B·2. DRAMP1 PLD Equations Contd DRAMP1 PLD Equations Contd DRAMP2 PLD Equations Figure B·3. DRAMP2 PLD Equations Contd Infel In+-I Figure B-3. DRAMP2 PLD Equations Contd Refresh Address Counter PLD Refresh Address Counter PLD Pin Description Refresh Address Counter PLD Equations In+-I RAS Page Page Page Page Page Page Page Page Domestic Sales Offices ~~~~e~~orp. Center Domestic Distributors MTI Systems Sales DOMESTIC, Distributors Contd Domestic Distributors Contd European Sales Offices International Sales Offices International DISTRIBUTORS/REPRESENTATIVES Customer Training Centers Domestic Service OfficesSystems Engineering Offices

Top Page Image Contents