Intel 386 manual Ex L-lLS

CO

00

Ts'TcTc

ClK2 -hhlJ-UULfUlJL.fUl.JU1Sl.JLI1J~

D/C,W/~	- ex )L-lLS)
ClK	-~				~~~f--
MilO	-	/	I		t::J
CSYNC
WS2		\	\
		"		'"
So-51
		r"\			rY
(PlD)
MRDC					/
CPURD						-
MBAlE
MBADDR,		X			-
BHE						,

DATA	r - ","
	'--of
XACK
READY	V-
ENDCYC2	I\ .
	231732i9-5

l

@

s:: c

~

m

c

tJ)

»

z o

-::::J

CD

c;.;

CXI

0)

~

s::

o

::tI

o

"U

::tI

o

C')

m

tJ)

tJ)

o

::tI

Figure 9-5. MULTIBUS I Read Cycle Timing