Motorola MCF5281 Iif, DTIM0 CAP/REF, DTIM1 CAP/REF, DTIM2 CAP/REF, DTIM3 CAP/REF, FEC Xintf, Mii

Models: MCF5282 MCF5281

1 816
Download 816 pages 28.97 Kb
Page 241
Image 241

Register Descriptions

Table 10-13. Interrupt Source Assignment for INTC0 (continued)

Source

Module

Flag

Source Description

Flag Clearing Mechanism

 

 

 

 

 

16

 

 

Not used

 

 

 

 

 

17

I2C

IIF

I2C interrupt

Write IIF = 0

18

QSPI

Multiple

QSPI interrupt

See QIR description

 

 

 

 

 

19

DTIM0

CAP/REF

DTIM0 capture/reference event

Write CAP = 1 or REF = 1

 

 

 

 

 

20

DTIM1

CAP/REF

DTIM1 capture/reference event

Write CAP = 1 or REF = 1

 

 

 

 

 

21

DTIM2

CAP/REF

DTIM2 capture/reference event

Write CAP = 1 or REF = 1

 

 

 

 

 

22

DTIM3

CAP/REF

DTIM3 capture/reference event

Write CAP = 1 or REF = 1

 

 

 

 

 

23

FEC

X_INTF

Transmit frame interrupt

Write X_INTF = 1

 

 

 

 

 

24

 

X_INTB

Transmit buffer interrupt

Write X_INTB = 1

 

 

 

 

 

25

 

UN

Transmit FIFO underrun

Write UN = 1

 

 

 

 

 

26

 

RL

Collision retry limit

Write RL = 1

 

 

 

 

 

27

 

R_INTF

Receive frame interrupt

Write R_INTF = 1

 

 

 

 

 

28

 

R_INTB

Receive buffer interrupt

Write R_INTB = 1

 

 

 

 

 

29

 

MII

MII interrupt

Write MII = 1

 

 

 

 

 

30

 

LC

Late collision

Write LC = 1

 

 

 

 

 

31

 

HBERR

Heartbeat error

Write HBERR = 1

 

 

 

 

 

32

 

GRA

Graceful stop complete

Write GRA = 1

 

 

 

 

 

33

 

EBERR

Ethernet bus error

Write EBERR = 1

 

 

 

 

 

34

 

BABT

Babbling transmit error

Write BABT = 1

 

 

 

 

 

35

 

BABR

Babbling receive error

Write BABR = 1

 

 

 

 

 

36

PMM

LVDF

LVD

Write LVDF = 1

 

 

 

 

 

37

QADC

CF1

Queue 1 conversion complete

Write CF1 = 0 after reading CF1 = 1

 

 

 

 

 

38

 

CF2

Queue 2 conversion complete

Write CF2 = 0 after reading CF2 = 1

 

 

 

 

 

39

 

PF1

Queue 1 conversion pause

Write PF1 = 0 after reading PF1 = 1

 

 

 

 

 

40

 

PF2

Queue 2 conversion pause

Write PF2 = 0 after reading PF2 = 1

 

 

 

 

 

41

GPTA

TOF

Timer overflow

Write TOF = 1 or access TIMCNTH/L if TFFCA = 1

 

 

 

 

 

42

 

PAIF

Pulse accumulator input

Write PAIF = 1 or access PAC if TFFCA = 1

 

 

 

 

 

43

 

PAOVF

Pulse accumulator overflow

Write PAOVF = 1 or access PAC if TFFCA = 1

 

 

 

 

 

44

 

C0F

Timer channel 0

Write C0F = 1 or access IC/OC if TFFCA = 1

 

 

 

 

 

45

 

C1F

Timer channel 1

Write C1F = 1 or access IC/OC if TFFCA = 1

 

 

 

 

 

46

 

C2F

Timer channel 2

Write C2F = 1 or access IC/OC if TFFCA = 1

 

 

 

 

 

47

 

C3F

Timer channel 3

Write C3F = 1 or access IC/OC if TFFCA = 1

 

 

 

 

 

MOTOROLA

Chapter 10. Interrupt Controller Modules

10-13

Page 241
Image 241
Motorola MCF5281 Iif, DTIM0 CAP/REF, DTIM1 CAP/REF, DTIM2 CAP/REF, DTIM3 CAP/REF, FEC Xintf, Xintb, Rintf, Rintb, Mii, Gra