Watchdog Modulus Register WMR | Motorola MCF5282, MCF5281 specification

Memory Map and Registers

			Table 18-3. WCR Field Descriptions

Bit(s)	Name		Description

15–4	—	Reserved, should be cleared.

3	WAIT	Wait mode bit. Controls the function of the watchdog timer in wait mode. Once written, the
		WAIT bit is not affected by further writes except in halted mode. Reset sets WAIT.
		1	Watchdog timer stopped in wait mode
		0	Watchdog timer not affected in wait mode

2	DOZE	Doze mode bit. Controls the function of the watchdog timer in doze mode. Once written, the
		DOZE bit is not affected by further writes except in halted mode. Reset sets DOZE.
		1	Watchdog timer stopped in doze mode
		0	Watchdog timer not affected in doze mode

1	HALTED	Halted mode bit. Controls the function of the watchdog timer in halted mode. Once written, the
		HALTED bit is not affected by further writes except in halted mode.
		During halted mode, watchdog timer registers can be written and read normally. When halted
		mode is exited, timer operation continues from the state it was in before entering halted mode,
		but any updates made in halted mode remain. If a write-once register is written for the first time
		in halted mode, the register is still writable when halted mode is exited.
		1	Watchdog timer stopped in halted mode
		0	Watchdog timer not affected in halted mode
		Note: Changing the HALTED bit from 1 to 0 during halted mode starts the watchdog timer.
		Changing the HALTED bit from 0 to 1 during halted mode stops the watchdog timer.

0	EN	Watchdog enable bit. Enables the watchdog timer. Once written, the EN bit is not affected by
		further writes except in halted mode. When the watchdog timer is disabled, the watchdog
		counter and prescaler counter are held in a stopped state.
		1	Watchdog timer enabled
		0	Watchdog timer disabled

18.5.2.2Watchdog Modulus Register (WMR)

	15	14	13	12	11		10	9	8
Field	WM15	WM14	WM13	WM12		WM11	WM10	WM9	WM8

Reset				1111_1111

R/W					R/W

	7	6	5	4	3		2	1	0

Field	WM7	WM6	WM5	WM4		WM3	WM2	WM1	WM0

Reset				1111_1111

R/W					R/W

Address			IPSBAR + 0x0014_0002, 0x0014_0003

Figure 18-3. Watchdog Modulus Register (WMR)

18-4

MCF5282 User’s Manual

MOTOROLA

Image 412

Motorola MCF5282, MCF5281 user manual Watchdog Modulus Register WMR, WCR Field Descriptions

Contents

MCF5282 ColdFire Microcontroller User’s Manual HOW to Reach US USA/EUROPE/LOCATIONS not Listed IND IND Contents Chapter Enhanced Multiply-Accumulate Unit Emac Timing Assumptions Move Instruction Execution Times Chapter Static RAM Sram Chapter CacheColdFire Flash Module CFM Chapter Power Management Chapter System Control Module SCM Clock Module Interrupt Controller Modules Signal Descriptions Chapter Edge Port Module EportChapter Chip Select Module Chapter External Interface Module EIM Chapter Synchronous Dram Controller Module Chapter DMA Controller Module Chapter Fast Ethernet Controller FEC Chapter Programmable Interrupt Timer Modules PIT0-PIT3 Chapter Watchdog Timer ModuleChapter General Purpose Timer Modules Gpta and Gptb 20.3 Chapter DMA Timers DTIM0-DTIM3 Chapter Queued Serial Peripheral Interface Qspi Module Chapter Uart Modules Chapter I2C Interface Chapter FlexCAN Chapter General Purpose I/O Module Chapter Queued Analog-to-Digital Converter Qadc 27.4.7 Reset Controller Module Chapter Debug Support Chapter Chip Configuration Module CCM Chapter Ieee 1149.1 Test Access Port Jtag Electrical Characteristics Chapter Mechanical DataAppendix a Register Memory Map Paragraph Title Number 31.6.2 Nonscan Chain Operation 31-12 Illustrations Title Number 10-7 13-4 17-13 20-20 23-10 25-31 Qadc Status Register 0 QASR0 27-22 27-12 27-53 29-39WDMREG BDM Command Format 29-36 29-40 Tables Charge Pump Current and MFD in Normal Mode Operation 10-13 15-18 17-30 20-23 25-21 27-13 29-43 33-21 Timer Module AC Timing Specifications 33-24 33-22 Audience Organization Organization Xlv General Information Suggested ReadingColdFire Documentation Conventions Table i. Acronyms and Abbreviated Terms Acronyms and AbbreviationsMeaning Terminology Conventions Table ii. Notational ConventionsOperand Syntax Opcode Wildcard ACC CCRPort Name PST LSW MSW Revision History Table iii provides a revision history for this documentTable iii. Revision History SST Number Release Revision Date Substantive ChangesFrsr Liv 10.3.6/10-11 RAMBAR.’ Revision Number Substantive Changes Section/Page MCF5282 Key Features Chapter Overview MCF5282 Key Features MCF5282 Key Features MCF5282 Key Features MCF5282 Key Features MCF5282 Key Features MCF5282 Block Diagram Cache Configuration Configuration Tag Address Data Array AddressVersion 2 ColdFire Core Cache Flash SramDebug Module System Control Module External Interface Module EIM Power Management Chip SelectGeneral Input/Output Ports Interrupt Controllers INTC0/INTC1 Test Access Port Uart Modules General-Purpose Timers GPTA/GPTB DMA Timers DTIM0-DTIM3Periodic Interrupt Timers PIT0-PIT3 Software Watchdog Timer Phase Locked Loop PLLReset DMA Controller MCF5282-Specific Features MCF5282-Specific Features Processor Pipelines IAGFifo Dsoc Processor Register Description User Programming Model Data Registers D0-D7 Address Registers A0-A6Stack Pointer A7 Program Counter PC Condition Code Register CCR Bits Name Description Emac Programming Model Supervisor Programming Model System Byte Condition Code Register CCR Status Register SRBits Supervisor/User Stack Pointers A7 and OTHERA7 Access Control Registers ACR0, ACR1 Programming ModelVector Base Register VBR Cache Control Register Cacr Name CPU Space Rc Written with Register Name Additions to the Instruction Set ArchitectureLocal Memory Registers ISA Revision A+ New Instructions Exception Processing OverviewInstruction Description Exception Vector Assignments Vector Stacked Program Assignment NumberS Offset Hex Counter Format Field Encodings Exception Stack Frame Definition0x100-0x3FC Next Access Error Exception Fault Status EncodingsProcessor Exceptions FS30 Definition Address Error Exception Illegal Instruction ExceptionDivide-By-Zero Privilege Violation Unimplemented Line-F Opcode Unimplemented Line-A OpcodeDebug Interrupt RTE and Format Error Exception Fault-on-Fault HaltReset Exception Trap Instruction Exception VER REV MAC DIV Emac FPU MMU ISA Debug VER D0 Hardware Configuration Info Field DescriptionMAC Busw DCA Dcsiz RAM1SIZ ROM1SIZ ICA Icsiz RAM0SIZ ROM0SIZICA 4KB RAM 8KB RAM16KB RAM 32KB RAM Instruction Execution Timing Timing Assumptions 10. Misaligned Operand References Move Instruction Execution TimesAddress10 Size Kbus Additional Operations CR/W 12. Move Long Execution Times 11. Move Byte and Word Execution TimesSource Destination Ax+ D16,Ax D8,Ax,Xi Xxx.wl Standard One Operand Instruction Execution Times Standard Two Operand Instruction Execution Times13. One Operand Instruction Execution Times 14. Two Operand Instruction Execution Times Standard Two Operand Instruction Execution Times Miscellaneous Instruction Execution Times 15. Miscellaneous Instruction Execution TimesEffective Address Opcode An+ D16,An D8,An,Xn*SF Xxx.wl D16,PC D8,PC,Xn*SF 16. Emac Instruction Execution Times Emac Instruction Execution TimesEffective Address Opcode An+ D16,An D8,An,X Xxx.wl #xxx Branch Instruction Execution Times ColdFire Instruction Set Architecture Enhancements17. General Branch Instruction Execution Times 18. BRA, Bcc Instruction Execution Times Operation Assembler SyntaxAttributes Instruction Format Assembler Syntax BYTEREV.L Dx Attributes Byte Reverse Register ByterevCondition Codes Find First One in Register Old Dx310 New Dx310 Supported Starting with ISA A+ Store/Load Status Register StrldsrAssembler SyntaxSTRLDSR #data Chapter Enhanced Multiply-Accumulate Unit Emac Multiply-Accumulate Unit Multiply-Accumulate Functionality Diagram Introduction to the MAC General Operation Infinite Impulse Response IIR Filter Fractional Alignment Motorola MAC Status Register Macsr Memory Map/Register Set1describes Macsr fields Macsr Field Descriptions Fractional Operation Mode RoundingSummary of S/U, F/I, and R/T Control Bits Operational Modes Saving and Restoring the Emac Programming Model Mask Register Mask Following code performs the Emac state restoreMULS/MULU MAC.sz Ry,RxSF,eay&,Rw Command Mnemonic Description Emac Instruction Set SummaryEmac Instruction Execution Times 3summarizes Emac unit instructions Mac Mov Data RepresentationAccumulator Mac Old Mov New MAC Opcodes Two’s Complement, Signed Fractional Equation MACSR.V = Emac Instruction Set Summary MACSR.Z = Emac Instruction Set Summary Motorola Emac Instruction Set Summary MCF5282 User’s Manual Cache Physical Organization Cache FeaturesThis chapter describes the MCF5282 cache operation Cache Physical Organization Cache Operation Interaction with Other Modules Memory Reference Attributes Cache Coherency and Invalidation Initial Fetch Offset vs. Clnf Bits Cache Miss Fetch Algorithm/Line FillsCLNF10 Longword Address Bits Instruction Cache Operation as Defined by CACR31 CACR31 CACR10 Type of Instruction Fetch Description Cache Programming Model Cache Registers Memory MapCache Registers Cache Control Register Cacr Cenb CPD Cinv Didi Disd Invi InvdCeib DCM Dbwe DWP Eusp Clnf Cenb Ceib Cache Configuration as Defined by CACR31, 23 CACR31 CACR23 CACR22 Configuration DescriptionCACR23 CACR22 CACR21 CACR20 Configuration Operation Cache Invalidate All as Defined by CACR23, 22, 21 External Fetch Size Based on Miss Address and Clnf Access Control Registers ACR0, ACR1Bufw BWE Between the processors local bus and the external bus Sram Operation Sram FeaturesSram Programming Model Sram Base Address Register Rambar PRI1 PRI2 SPVPRI1, PRI2 PRI12 Upper Bank Lower Bank Priority Sram Initialization Sram Base Address Register Power Management Typical Rambar Setting ExamplesSram Initialization Code Following loop initializes the entire Sram to zero Sram Programming Model Sram Programming Model MCF5282 User’s Manual Features Chapter ColdFire Flash Module CFM Block Diagram CFM Block Diagram Memory Map CFM Array Memory Map CFM Configuration Field CFM Configuration FieldFlash Base Address Register Flashbar Address Offset from array base Size Description Memory Map BA30 BA29 CFM Configuration Register Cfmcr CFM RegistersRegister Descriptions Flash registers are described in this subsection CFM Clock Divider Register Cfmclkd Cfmcr Field DescriptionsBits Name Description Divld PRDIV8 CFM Security Register Cfmsec Cfmclkd Field Descriptions Cfmsec Field Descriptions SEC150 Description Cfmprot Field Descriptions CFM Protection Register CfmprotProt CFM Supervisor Access Register Cfmsacc PROTECT31PROTECT2 Sector Cfmsacc Field Descriptions CFM Data Access Register CfmdaccData CFM User Status Register Cfmustat Only one Cfmustat bit should be cleared at a time10. Cfmustat Field Descriptions Cbeif Ccif Pviol Accerr Blank 12. Cfmcmd User Mode Commands CFM Command Register CfmcmdCommand Name Description CFM Operation Read OperationsWrite Operations Program and Erase Operations Thus the Flash state machine clock will be Setting the Cfmclkd RegisterConsider the following example for fSYS = 66 MHz Program, Erase, and Verify Sequences Flash Valid Commands 13summarizes the valid Flash user commands13. Flash User Commands Meaning Description 13. Example Program Algorithm Stop Mode Flash User Mode Illegal Operations Master Mode Flash Security Operation Back Door Access ResetErase Verify Check Interrupt Source Interrupt Flag Local Enable Interrupts14. CFM Interrupt Sources Cbeif Cbeie Interrupts MCF5282 User’s Manual Memory Map and Registers Programming Model Low-Power Interrupt Control Register Lpicr Chip Configuration Module Memory MapMemory Map Following subsection describes the PMM registers Lpicr Field Description Enbstop Low-Power Control Register Lpcr Xlpmipl SettingsXlpmipl Interrupts Level Needed to Exit Low-Power Mode Lpmd Stpmd Lvdse Low-Power Modes Low-Power ModesPLL/CLKOUT Stop Mode Operation Functional Description Run Mode Wait ModeDoze Mode Stop Mode Peripheral Behavior in Low-Power Modes Static Random-Access Memory SramPeripheral Shut Down ColdFire Core Sdram Controller Sdramc Chip Select ModuleDMA Controller DMAC0-DMA3 Uart Modules UART0, UART1, and UART2 2.9 I2C Module DMA Timers DMAT0-DMAT3Queued Serial Peripheral Interface Qspi Reset Controller Interrupt Controllers INTC0, INTC1Fast Ethernet Controller FEC 2.14 I/O Ports Chip Configuration Module Clock Module Watchdog Timer Programmable Interrupt Timers PIT0, PIT1, PIT2 and PIT3Edge Port Queued Analog-to-Digital Converter Qadc General Purpose Timers Gpta and Gptb FlexCAN Functional Description ColdFire Flash Module Summary of Peripheral State During Low-Power Modes CPU and Peripherals in Low-Power Modes2.25 BDM Jtag BDM QadcJtag Functional Description MCF5282 User’s Manual Features Overview SCM Register Map Memory Map and Register Definition3124 2316 158 Internal Peripheral System Base Address Register Ipsbar Register DescriptionsCache Memory Base Address Register Rambar Ipsbar Field Description Memory Base Address Register Rambar Rambar Field Description BDE Core Watchdog Control Register Cwcr Core Reset Status Register CrsrCrsr Field Descriptions Register Descriptions Core Watchdog Timer Delay CWT CWT Time-Out Period Core Watchdog Service Register Cwsr Internal Bus Arbitration Marb SRAM1 Mpark Rambar CPU DMA EIMFEC Sdramc Overview Round-Robin ModeArbitration Algorithms Fixed Mode Fixed Timeout Prklast LckouttimeBus Master Park Register Mpark M2PEN BCR24BIT M3PRTY M2PRTY M0PRTY M1PRTY Mpark Field Description System Access Control Unit Sacu Features Memory Map/Register Definition Sacu Register Memory Map3128 2724 2320 1916 1512 118 PACR1 PACR2 PACR3 Master Privilege Register MPR Peripheral Access Control Registers Pacr 0-PACR8PACR6 Bits Supervisor Mode User Mode 12. Peripheral Access Control Registers PACRsIpsbar Offset Name Modules Controlled UART2 QspiDTIM0 DTIM1 DTIM2 DTIM3 14. Gpacr Accessctrl Bit Encodings 13. Grouped PeripheralAccess Control RegisterGpacr Field Descriptions 15. Gpacr Address Space Register Space Protected Modules Protected Ipsbar OffsetGPACR0 EPORT, WDOG, PIT0-PIT3, QADC, GPTA, Gptb Normal PLL Mode Modes of Operation Low-power Mode Operation 2 11 PLL ModeExternal Clock Mode Clock Module Operation in Low-power Modes Block Diagram Clock Module Block Diagram Signal Descriptions Signal PropertiesExtal Name Function Memory Map and Registers Register Descriptions Synthesizer Control Register SyncrLolre MFD2 MFD1 MFD0 Locre Locen Disclk Fwkup STPMD1 STPMD0 MFD20 MFDRFD Synthesizer Status Register Synsr StpmdOSC Pllmode Synsr Field Descriptions Locks Clock Mode Functional DescriptionSystem Clock Modes System Clock Modes Clock Operation During Reset System Clock Mode PLL OptionsSystem Clock Generation Clock Out and Clock In Relationships Phase and Frequency Detector PFD PLL Operation Charge Pump Current and MFD in Normal Mode Operation Charge Pump/Loop FilterVoltage Control Output VCO Multiplication Factor Divider MFD PLL Lock Detection PLL Loss of Lock Reset PLL Loss of Lock Conditions Loss of Clock Reset Loss of Clock DetectionAlternate Clock Selection Loss of Clock Summary Loss of Clock in Stop Mode 10. Stop Mode Operation Sheet 1 Expected PLL Action 10. Stop Mode Operation Sheet 2Stop NRM ‘LC ‘LK 10. Stop Mode Operation Sheet 3‘LC NRM ‘LK 10. Stop Mode Operation Sheet 4 PLL 10. Stop Mode Operation Sheet 5 Lose referenceClock Modes Functional Description MCF5282 User’s Manual Chapter Interrupt Controller Modules 10.1 68K/ColdFire Interrupt Architecture Overview 68K/ColdFire Interrupt Architecture Overview Interrupt Controller Theory of Operation Interrupt RecognitionInterrupt Prioritization Interrupt Priority Within a Level Interrupt Vector Determination Memory Map Interrupt Controller Base AddressesInterrupt Controller Memory Map Interrupt Controller Number Base Address Interrupt Pending Registers IPRHn, IPRLn INT Intmask Interrupt Mask Register IMRHn, IMRLnMaskall IMRLn Field Descriptions Interrupt Force Registers INTFRCHn, INTFRCLnIntfrc Interrupt Request Level Register IRLRn IRQ Interrupt Acknowledge Level and Priority Register IACKLPRn Interrupt Control Register ICRnx, x = 1, 211. IACKLPRn Field Descriptions Level PRI 12. ICRnx Field Descriptions Interrupt Sources13. Interrupt Source Assignment for INTC0 IIF DTIM0 CAP/REFDTIM1 CAP/REF DTIM2 CAP/REF Gptb TOF PIT0 PIFPIT1 PIF PIT2 PIF Software and Level n Iack Registers SWIACKR, L1IACK-L7IACK 14. Interrupt Source Assignment for INTC1 Prioritization Between Interrupt Controllers Vector Low-Power Wakeup Operation 10-18 Introduction Low-Power Mode OperationIpbus Low-power Mode Eport Operation Mode Exit Edge Port Module Operation in Low-power ModesInterrupt/General-Purpose I/O Pin Descriptions Registers Bits AccessEdge Port Module Memory Map Eport Pin Assignment Register Eppar Eport Data Direction Register EpddrEPPA7 EPPA5 EPPA4 EPPA3 EPPA2 EPPA1 Edge Port Data Register Epdr Edge Port Interrupt Enable Register EpierEpdd Field Descriptions Edge Port Flag Register Epfr Edge Port Pin Data Register EppdrEpdr Field Descriptions Epfr Field Descriptions EPF7-EPF1 11-8 Chip Select Module Signals 1lists signals used by the chip select moduleChip Select Module Signals Signal Description Transfer Size Port Size Byte Enables/Byte Write Enable Signal SettingsD3124 D2316 D158 D70 Chip Select Operation General Chip Select Operation External Boot Chip Select Operation Accesses by Matches in CSARs and DACRs12.3.1.1 8-, 16-, and 32-Bit Port Sizing BS2 BS1 BS0 D1918 External Boot Chip Select Configuration D1918 Boot Device/Data Port SizeChip Select Registers Chip Select Registers Chip Select Module Registers Chip Select Address Registers CSAR0-CSAR6CSARs, -2,specify the chip select base addresses 6describes Csarba Chip Select Mask Registers CSMR0-CSMR6 7describes Csmr fieldsCSARn Field Description Csmr n Field Descriptions Chip Select Control Registers CSCR0-CSCR6 8describes CSCRn fieldsSD,UC PS1 PS0 BEM Bstr Bstw CSCRn Field Descriptions No internal TA is asserted. Cycle is terminated externally 12-10 ColdFire Bus Signal Summary Bus and Control SignalsSignal Name Description Clkout Edge Data Transfer Operation Bus CharacteristicsTIP Chip-Select Module Output Timing Diagram Bus Cycle Execution Accesses by Matches in CSCRs and DACRs Bus Cycle States Data Transfer Cycle StatesState Cycle Read Cycle MCF5282 System Write Cycle Write cycle timing diagram is shown in Figure3describes the six states of a basic write cycle Fast Termination Cycles Read Cycle with Fast Termination Back-to-Back Bus Cycles Burst Cycles Allowable Line Access Patterns A32 Longword AccessesLine Transfers Line Read Bus Cycles 13shows timing when internal termination is used Line Write Bus Cycles 16. Line Write Burst 2-1-1-1, Internal/External Termination Misaligned Operands 17shows a line burst write with one wait-state insertion 19. Example of a Misaligned Longword Transfer 32-Bit Port 13-16 Chapter Signal Descriptions MCF5282 Block Diagram with Signal Interfaces Signal Name Abbreviation Function External Memory Interface MCF5282 Signal DescriptionSdram Controller Signals Signal Name Abbreviation Function Clock and Reset SignalsChip Configuration Module External Interrupt Signals Queued Serial Peripheral Interface Qspi Signals FlexCAN Signals2C Signals Uart Signals General Purpose Timer Signals DMA Timer SignalsAnalog-to-Digital Converter Qadc Signals Debug Support Signals Test Signals 2lists signals in alphabetical order by abbreviated namePower and Reference Signals MCF5282 Alphabetical Signal Index Abbreviation Function Vddpll TCK MCF5282 Signals and Pin Numbers Sorted by Function Chip Configuration/Mode SelectionSecondary External Memory Interface and Ports Chip Selects Sdram ControllerExternal Interrupts Port Ethernet FlexCAN General Purpose Timers UARTs Queued Analog-to-Digital Converter Qadc DMA TimersDebug and Jtag Test Port Control Power Supplies Single-Chip ModeTest External Boot Mode Listing of signals that do not default to a Gpio functionPin Reset States at Reset Single-Chip Mode Signal Reset Clock and Reset Signals 14.2 MCF5282 External Signals External Interface Module EIM SignalsAddress Bus A230 Data Bus D310 Output Enable OE Transfer Error Acknowledge TEATransfer Acknowledge TA Read/Write R/W Transfer Start TS Transfer In Progress TIPChip Selects CS60 Transfer Size Encoding Sdram Controller Signals Clock and Reset Signals Chip Configuration Signals External Interrupt Signals Ethernet Module Signals Transmit Error Etxer Collision EcolReceive Clock Erxclk Receive Data Valid Erxdv Queued Serial Peripheral Interface Qspi Signals 14.2.9 I2C Signals FlexCAN SignalsUart Module Signals General Purpose Timer Signals DMA Timer Signals Analog-to-Digital Converter Signals Debug Support Signals Breakpoint/Test Mode Select BKPT/TMS Development Serial Input/Test Data DSI/TDIDevelopment Serial Output/Test Data DSO/TDO Test Clock Tclk Test Signals Debug Data DDATA30Processor Status Outputs PST30 Test Test Power and Reference Signals 14-34 Overview Definitions Block Diagram and Major Components DACR0DACR1 Scas Sras Scke SDRAMCS10 Dramw Command Definition Sdram CommandsSdram Controller Operation Dram Controller Signals 2describes the behavior of Dram signals in synchronous modeMemory Map for Sdramc Registers Dram controller registers memory map is shown in Table Dram Control Register DCR DCR, shown in -2,controls refresh logic4describes DCR fields DCR Field Descriptions Dram Address and Control Registers DACR0/DACR1 5describes DACRn fieldsDACRn Field Descriptions Bit 15-7 Bit Associated Access Type Access Definition Dram Controller Mask Registers DMR0/DMR16describes DMRn fields DMRn Field Descriptions General Synchronous Operation Guidelines Address MultiplexingGeneric Address Multiplexing Scheme Address Pin Row Address Column Address Pins Pins Row ColumnMCF5282 Row Column 15-12 Burst Page Mode Pins MCF5282Sdram Byte Strobe Connections Interfacing Example Burst Read Sdram Access Burst Write Sdram Access Auto-Refresh Operation Self-Refresh Operation Auto-Refresh Operation Initialization Sequence Self-Refresh Operation Mode Register Settings 25. Sdram Example Specifications Parameter SpecificationSdram Example Clkout Sdram Interface Configuration DCR InitializationDacr Initialization 26. Sdram Hardware Connections Bits Name Setting Description DACRs should be programmed as shown in Figure28. Dacr Initialization Values Casl CBM Imrs DMR Initialization 29. DMR0 Initialization Values Mode Register Initialization 30. Mode Register Initialization31. Mode Register Mapping to MCF5282 A310 MCF5282 Pins Sdram Pins Mode Register Initialization Mode Register Initialization Sequence Initialization CodePrecharge Sequence Refresh Sequence 15-25 15-26 Chapter DMA Controller Module DMA Module Features Channel 0 Channel 1 Channel 2 Channel DMA Request Control Dmareqc DMA Transfer Overview DMA DMA Controller Module Programming Model Memory Map for DMA Controller Module Registers Source Address Registers SAR0-SAR3 Destination Address Registers DAR0-DAR3SAR DAR Byte Count Registers BCR0-BCR3 BCR DMA Control Registers DCR0-DCR3 3describes DCRn fieldsDCRn Field Descriptions BWC Sinc Ssize Dinc Dsize Start BWC Encoding BCR24BIT = 4describes DSRn fields DMA Status Registers DSR0-DSR3DSR n Field Descriptions DMA Controller Module Functional Description Transfer Requests Cycle-Steal and Continuous ModesBSY Done Data Transfer Modes Dual-Address Transfers Channel Prioritization Channel Initialization and StartupProgramming the DMA Controller Module Data Transfer Auto-Alignment Termination Bandwidth Control 16-16 Chapter Fast Ethernet Controller FEC Full and Half Duplex Operation Interface Options17.2.2.1 10 Mbps and 100 Mbps MII Interface Primary operational modes are described in this section Address Recognition Options 17.2.2.2 10 Mpbs 7-Wire Interface OperationInternal Loopback FEC Top-Level Functional Diagram PAD 17-5 Initialization Sequence User Initialization Prior to Asserting EcretherenHardware Controlled Initialization Ecretheren De-Assertion Effect on FEC Microcontroller Initialization User Initialization After Asserting EcretherenFEC User Initialization Before Ecretheren Microcontroller Initialization MII Mode Wire Mode ConfigurationSignal Description Emac pin Network Interface Options FEC Frame Transmission FEC Frame Reception Ethernet Address Recognition Ethernet Address Recognition-Receive Block Decisions Hash Algorithm Ethernet Address Recognitionq-Microcode Decisions Destination Address to 6-Bit Hash Bit DA Bit Hash Hash Decimal Hex Value 17-15 Pause Frame Field Specification Full Duplex Flow Control Collision Handling Inter-Packet Gap IPG TimeInternal and External Loopback Ethernet Error-Handling Procedure Transmission Errors Reception Errors Heartbeat Top Level Module Memory Map Detailed Memory Map Control/Status RegistersModule Memory Map 10. FEC Register Memory Map MIB Block Counters Memory Map 11. MIB Counters Memory Map Mnemonic Description Offset Ethernet Interrupt Event Register EIR RegistersFollowing sections describe each register in detail Hberr Ieeetsqe Babr Babt GRA TXF TXB RXF RXB MII Eberr 17-25 Receive Descriptor Active Register Rdar Interrupt Mask Register EimrBabr Babt GRA TXF TXB RXF RXB MII Transmit Descriptor Active Register Tdar Rdesactive Ethernet Control Register ECR Etheren ResetXdesactive 16. ECR Field Descriptions MII Management Frame Register MmfrData 17. Mmfr Field Descriptions Bit Name Description Dispreamble Miispeed MII Speed Control Register MscrDispreamble Mibdisable Mibidle MibdisableMIB Control Register Mibc 19. Programming Examples for Mscr Receive Control Register RCR MaxflFCE Bcrej Prom Miimode DRT Loop FCE Tfcpause Fden Transmit Control Register TCRGTS 22. TCR Field Descriptions Physical Address Low Register PalrTfcpause Physical Address High Register Paur PADDR1PADDR2 Type Opcode/Pause Duration Register OPD Descriptor Individual Upper Address Register Iaur24. Paur Field Descriptions Opcode Descriptor Individual Lower Address Ialr IADDR1Bits Name Descriptions IADDR2 Descriptor Group Upper Address Gaur Descriptor Group Lower Address Galr27. Ialr Field Descriptions GADDR1 GADDR2 Fifo Transmit Fifo Watermark Register TfwrXwmrk 30. Tfwr Field Descriptions Fifo Receive Bound Register FrbrRbound Receive Descriptor Ring Start Erdsr Fifo Receive Start Register FrsrRfstart Rdesstart Transmit Buffer Descriptor Ring Start EtsdrXdesstart 34. Etdsr Field Descriptions Receive Buffer Size Register EmrbrRbufsize Driver/DMA Operation with Buffer Descriptors Buffer DescriptorsDriver/DMA Operation with Transmit BDs Driver/DMA Operation with Receive BDs Ethernet Receive Buffer Descriptor RxBD RO1 RO2 36. Receive Buffer Descriptor Field Definitions Word Location Field Name DescriptionRO1 Erdsr Ethernet Transmit Buffer Descriptor TxBD TO1 TO2 ABC TO1 17-51 17-52 Watchdog Module Operation in Low-power Modes Low-power Mode Watchdog Operation Mode Exit Watchdog timer module has no off-chip signals SignalsRefer to -2for an overview of the watchdog memory map Watchdog Timer Module Memory Map 16-bit WCR configures watchdog timer operationWatchdog Control Register WCR Watchdog Modulus Register WMR WCR Field Descriptions Watchdog Service Register WSR Watchdog Count Register WcntrWMR Field Descriptions WC9 WC8 WS9 WS8 WS7 WS6 WS5 WS4 WS3 WS2 WS1 WS0 Chapter Programmable Interrupt Timer Modules PIT0-PIT3 PIT Module Operation in Low-power Modes PIT module has no off-chip signalsLow-power Mode PIT Operation Mode Exit Programmable Interrupt Timer Modules Memory Map Ipsbar Offset Access For PITx Bits Address PIT Control and Status Register Pcsr PRE3 PRE2 PRE1 PRE0Doze Halted OVW PIE PIF RLD PRE PIT Modulus Register PMR PIF PIT Count Register Pcntr Set-and-Forget Timer OperationThis subsection describes the PIT functional operation Free-Running Timer Operation Timeout SpecificationsSystem clock PIT Clock Counter Interrupt Request Flag Enable Bit Timeout Interrupt Operation4shows the interrupt request generated by the PIT PIT Interrupt Requests Chapter General Purpose Timer Modules Gpta and Gptb GPT Block Diagram Signal Description Function Reset State Pull-up Name Register BitGPTn20 Pin Ipsbar Offset Bits Access GPTn3SYNCn GPT Modules Memory Map GPT Input Capture/Output Compare Select Register Gptios IOS GPT Compare Force Register Gpcforc GPT Output Compare 3 Mask Register GPTOC3MGptios Field Descriptions FOC GPT Output Compare 3 Data Register GPTOC3D GPT Counter Register GptcntGPTOC3M Field Descriptions OC3D GPT System Control Register 1 GPTSCR1 Gptcnt Field DescriptionsGpten Tffca Gpten GPT Toggle-On-Overflow Register Gpttov GPT Control Register 1 GPTCTL1TOV OM3 OL3 OM2 GPT Interrupt Enable Register Gptie GPT Control Register 2 GPTCTL211. GPTCL1 Field Descriptions EDG3B EDG3A EDG2B EDG2A GPT System Control Register 2 GPTSCR2 13. Gptie Field Descriptions GPT Flag Register 1 GPTFLG1 GPT Flag Register 2 GPTFLG2 GPT Channel Registers GPTCn Pulse Accumulator Control Register GptpactlCcnt PAE Pamod Pedge CLK Paovi PAI Paclk Pulse Accumulator Flag Register GptpaflgPaovf Paif 19. Gptpaflg Field Descriptions Pulse Accumulator Counter Register GptpacntPacnt GPT Port Data Register Gptport GPT Port Data Direction Register Gptddr22. Gptddr Field Descriptions Portt Input Capture PrescalerOutput Compare Event Counter Mode Pulse Accumulator Gated Time Accumulation Mode General-Purpose I/O PortsPulse Accumulator OM3 OL3 EDGx OMx OC3Mx Pin Data Driven Comments 23. GPT Settings and Pin FunctionsDir Function Reset 24lists the interrupt requests generated by the timerInterrupt Request Flag Enable Bit Interrupts Timer Overflow TOF GPT Channel Interrupts CnFPulse Accumulator Overflow Paovf Pulse Accumulator Input Paif 20-23 20-24 Chapter DMA Timers DTIM0-DTIM3 Key Features DMA Timer Programming ModelPrescaler Capture Mode Output ModeDMA Timer Module Memory Map Reference Compare DMA Timer Mode Registers DTMRn Orri FRR CLK RST DMA Timer Extended Mode Registers DTXMRn 2describes the DTMRn fieldsDTMRn Field Descriptions DTXMR3 3describes the DTXMRn fields DMA Timer Event Registers DTERnDTXMRn Field Descriptions DMA Timer Reference Registers DTRRn DMA Timer Capture Registers DTCRn4describes the DTERn fields DTERn Field Descriptions Using the DMA Timer Modules DMA Timer Counters DTCNn Code Example Calculating Time-Out Values T0LOOP Chapter Queued Serial Peripheral Interface Qspi Module Module Description Qspi RAM Interface and SignalsQspiclk Qspi Input and Output Signals and Functions Signal Name Hi-Z or Actively Driven FunctionOperation Internal Bus Interface Qspi RAM Receive RAM Relative Address Register 0x000x01 0x0F Baud Rate Selection Command RAMTransmit RAM Transfer Delays Qspiclk Frequency as Function of System Clock and Baud RateSystem Clock 66.67 MHz Transfer Length Programming Model Qspi Registers Qspi Mode Register QMR 4gives QMR field descriptionsQMR Field Descriptions Value Bits per transfer Qspi Delay Register Qdlyr Qspics Qmrcpol =Qmrcpha = = Qdlyrqcd Qcrcont = = Qdlyrdtl QCD Qspi Wrap Register QWR 5gives Qdlyr field descriptions6gives QWR field descriptions Qdlyr Field Descriptions 7describes QIR fields Qspi Interrupt Register QIRQIR Field Descriptions Qspi Data Register QDR Qspi Address Register QARAddr 8gives QCR field descriptions Command RAM Registers QCR0-QCR15QCR0-QCR15 Field Descriptions Programming Example QSPICS30Qspiclk QS2 Qspidout QS3 Qspidin QS4 QS5 22-17 22-18 Uart Ucts Urts Urxd Utxd Serial Module Overview Uart Module Memory Map Register DescriptionsIpsbar Offset 3124 2316 158 Uart Mode Registers 1 UMR1n ERR Parity Mode Parity Type PT= 2describes UMR1n fieldsUMR1n Field Descriptions CTS 3describes UMR2n fields Uart Mode Register 2 UMR2nUMR2 n Field Descriptions Uart Status Registers USRn 4describes USRn fieldsUMR2n Field Descriptions USRn Field Descriptions 5describes UCSRn fields Uart Clock Select Registers UCSRnRCS TCS Uart Command Registers UCRn UCSRn Field DescriptionsRCS Dtin Bits Value Command Description UCR n Field Descriptions Uart Transmit Buffers UTBn Uart Receive Buffers URBnUCRn Field Descriptions Uart Input Port Change Registers UIPCRn 7describes UIPCRn fieldsUipcr n Field Descriptions COS CTS UACRs, shown in -7,control the input enable Uart Auxiliary Control Register UACRnUart Interrupt Status/Mask Registers UISRn/UIMRn 8describes UACRn fields 9describes UISRn and UIMRn fields Uart Baud Rate Generator Registers UBG1n/UBG2nUisr n/UIMR n Field Descriptions Uart Output Port Command Registers UOP1n/UOP0n Uart Input Port Register UIPn10describes UIPn fields 11describes UOP1 and UOP0 fields 11. UOP1/UOP0 Field Descriptions IRQ Uart Module Signal DefinitionsUcts Transmitter/Receiver Clock Source 12. Uart Module SignalsProgrammable Divider Following sections describe how to calculate baud rates Calculating Baud RatesSystem Clock Baud Rates Sysclk Transmitter and Receiver Operating Modes TransmitterTherefore UBG1n = 0x00 and UBG2n = 0xD6 External Clock 23-21 20. Transmitter Timing Diagram Receiver Fifo Stack 21shows receiver functional timing 23-24 Local Loop-Back Mode Automatic Echo ModeLooping Modes Multidrop Mode Remote Loop-Back Mode 25. Multidrop Mode Timing Diagram Bus Operation ProgrammingRead Cycles Write Cycles Setting up the Uart to Generate Core Interrupts Setting up the Uart to Request DMA ServiceInterrupt and DMA Request Initialization 13. Uart Interrupts Register Setting Uart Module Initialization Sequence15shows the Uart module initialization sequence 14. Uart DMA Requests 26. Uart Mode Programming Flowchart Sheet 1 26. Uart Mode Programming Flowchart Sheet 2 26. Uart Mode Programming Flowchart Sheet 3 26. Uart Mode Programming Flowchart Sheet 4 26. Uart Mode Programming Flowchart Sheet 5 23-36 Interface Features Chapter I2C Interface Acknowledge bit generation/detection Bus-busy detection IfdrIadr SCL SDA 24.3 I2C System Configuration 24.4 I2C Protocol Arbitration Procedure Repeated Start Clock Synchronization HandshakingClock Stretching SCL1 SCL2 24.5.1 I2C Address Register I2ADR 2describes I2ADR fieldsI2C Interface Memory Map I2ADR Field Descriptions 24.5.2 I2C Frequency Divider Register I2FDR 3describes I2FDRICI2FDR Field Descriptions Divider 24.5.3 I2C Control Register I2CR 4describes I2CR fieldsI2CR Field Descriptions IEN Iien 24.5.4 I2C Status Register I2SR 5describes I2SR fieldsI2SR Field Descriptions ICF Iaas IBB IAL SRW IIF 24.6 I2C Programming Examples 24.5.5 I2C Data I/O Register I2DR Generation of Start Post-Transfer Software Response 24.6.4 Generation of Stop I2SR Slave Mode Generation of Repeated Start Arbitration Lost RXAK= IAAS=1SRW=1 Write 24-16 Chapter FlexCAN RAM MB3 MB2 MB1 MB0 Cantx Canrx FlexCAN Memory Map 25.1.2 External SignalsFlexCAN Memory Map Can System Message BuffersMessage Buffer Structure Typical can system is shown below in Figure Common Fields for Extended and Standard Format Frames Message Buffer Codes for Receive Buffers Common Extended/Standard Format FramesMessage Buffer Codes for Transmit Buffers Message Buffer Memory Map Fields for Extended Format FramesFields for Standard Format Frames Extended Format Frames Message Buffers Functional OverviewIdhigh Idlow Transmit Process Receive Process Message Buffer Handling Self-Received Frames Transmit Message Buffer Deactivation Serial Message Buffers SMBsReceive Message Buffer Deactivation Remote Frames Locking and Releasing Message Buffers Overload Frames Listen-Only ModeTime Stamp Configuring the FlexCAN Bit Timing Bit TimingExamples of System Clock/CAN Bit-Rate/S-Clock Freq Mhz Time-quanta/bit Value + FlexCAN Error Counters FlexCAN Initialization Sequence Low-Power Stop Mode for Power Saving Debug ModeSpecial Operating Modes Canmcr Auto-Power Save Mode Interrupts Can Module Configuration Register Canmcr Programmer’s Model8describes the Canmcr fields Stop FRZ Halt Notrdy Wakemsk Softrst Frzack Canmcr Field Descriptions Stop FlexCAN Control Register 0 CANCTRL0 9describes the CANCTRL0 fields 10. Transmit Pin Configuration Transmit Pin ConfigurationFlexCAN Control Register 1 CANCTRL1 11describes the CANCTRL1 fields Prescaler Divide Register Presdiv 12describes the Presdiv fields11. CANCTRL1 Field Descriptions Samp FlexCAN Control Register 2 CANCTRL2 13describes the CANCTRL2 fields12. Presdiv Field Descriptions 13. CANCTRL2 Field Descriptions Free Running Timer Timer 14describes the Timer fields14. Timer Field Descriptions Rx Mask Registers Receive Mask Registers RXGMASK, RX14MASK, RX15MASK 12. Rx Mask Registers RXGMASK, RX14MASK, and RX15MASK 17describes the Estat fields FlexCAN Error and Status Register Estat16. RXGMASK, RX14MASK, and RX15MASK Field Descriptions 17. Estat Field Descriptions Biterr Interrupt Mask Register Imask 18describes the Imask fieldsBUF15M BUF14M BUF13M BUF10M BUF9M BUF8M Interrupt Flag Register Iflag 19describes the Iflag fields18. Imask Field Descriptions 19. Iflag Field Descriptions FlexCAN Receive Error Counter Rxectr FlexCAN Transmit Error Counter Txectr20describes the Rxectr fields 21describes the Txectr fields Chapter General Purpose I/O Module MCF5282 Ports Module Block Diagram Features Sdram control Bit DMA timers Uart transmit/receiveOverview Modes of Operation External Signal Description MCF5282 Ports External Signals Erxer SDASCL UCTS0 31-24 23-16 15-8 Access Memory Map/Register DefinitionRegister Overview MCF5282 Ports Module Memory Map Ddrb Ddrc Ddreh DdrelClra Clrb Clrc Clrd Clre Clrf Clrg Clrh Port Output Data Registers PORTn Port Output Data Registers 8-bit Port Data Direction Registers DDRn PORTn bits are described in TablePORTn 8-bit, 7-bit, 6-bit, and 4-bit Field Descriptions Register Bits Name Description Port Data Direction Register 7-bit Port Pin Data/Set Data Registers PORTnP/SETn 10. Port Pin Data/Set Data Registers 8-bit Port Clear Output Data Registers CLRn PORTnP/SETn bits are described in TablePORTnP/SETn 8-bit, 6-bit, and 4-bit Field Descriptions PORTUAP/SETUA CLRn register bits are described in Table CLRn 8-bit,7-bit, 6-bit, and 4-bit Field Descriptions Reset Values for Pbcdpar Bits Port Size Pbpa Reset Pcdpa ResetExternal Boot Port B/C/D Pin Assignment Register Pbcdpar Pepar Field Descriptions Port E Pin Assignment Register PeparPEPA3 10. Reset Values for Pepar Bits and Fields Single chip mode Pfpar controls the pin function of port F75 Port F Pin Assignment Register Pfpar11. Pfpar Field Descriptions Pjpar controls the pin function of port J Port J Pin Assignment Register Pjpar12. Pjpar Field Descriptions Port SD Pin Assignment Register Psdpar Port AS Pin Assignment Register PasparPsdpar controls the pin function of port SD Paspar controls the pin function of port AS Port EH/EL Pin Assignment Register Pehlpar 14. Paspar Field Descriptions Port QS Pin Assignment Register Pqspar Pqspar controls the pin function of port QS15. Pehlpar Field Descriptions ECOL, ERXCLK, ERXDV, ERXD0, Ecrs Ptcpar controls the pin function of port TC Port TC Pin Assignment Register PtcparPTCPA3 PTCPA2 PTCPA1 PTCPA0 Ptdpar controls the pin function of port TD Port TD Pin Assignment Register PtdparPTDPA3 PTDPA2 PTDPA1 PTDPA0 Port UA Pin Assignment Register Puapar Puapar controls the pin function of port UA Port Digital I/O Timing Clkout Input PIN Register PIN Data Initialization/Application Information Clkout Output Data Register Output PIN Chapter Queued Analog-to-Digital Converter Qadc Qadc Block Diagram Debug Mode Modes of Operation Port QA Signal Functions Port QA Analog Input Signals Port QA Digital Input/Output Signals Port QB Signal FunctionsPort QB Analog Input Signals External Trigger Input Signals Multiplexed Address Output SignalsMultiplexed Analog Input Signals Port QB Digital I/O Signals Voltage Reference Signals Dedicated Analog Supply SignalsDedicated Digital I/O Port Supply Signal Multiplexed Analog Input Channels This subsection describes the Qadc registers Qadc Module Configuration Register QadcmcrQadc Memory Map Qadc Test Register Qadctest Port Data Registers Portqa and Portqb Port QA and QB Data Direction Register Ddrqa and Ddrqb ANZ ANY ANX ANW Qadc Control Register 0 QACR0 Control RegistersThis subsection describes the Qadc control registers Qadc Control Register 0 QACR0 QACR0 Field Descriptions QPR6 QPR60 Prescaler fSYS Divide-by ValuesDivisor CIE1 PIE1 SSE1 Qadc Control Register 1 QACR1CIE1 Operating Mode Queue 1 Operating Modes Qadc Control Register 2 QACR2 CIE2 PIE2 SSE2 Resume QACR2 Field Descriptions Queue 2 Operating ModesCIE2 BQ2 Status Registers Qadc Status Register 0 QASR0This subsection describes the Qadc status registers MQ2128 Operating Modes 27-20 Queued Analog-to-Digital Converter Qadc 27-21 QS9 QS8 CF1 PF1 CF2QS7 QS6 CWP5 CWP4 CWP3 CWP2 CWP1 CWP0 Scan Mode Queue Operation PF Asserts? 10. QASR0 Field Descriptions11. CCW Pause Bit Response CWP 12. Queue Status Queue 1/Queue 2 States 12. Queue Status Transition Conversion Command Word Table CCW Qadc Status Register 1 QASR1 BYP IST1 IST0 Non-Multiplexed Input Signals Channel Number Port Signal Name15. Input Sample Times IST10 Input Sample Times 17. Multiplexed Channel Assignments and Signal Designations Multiplexed Input Signals Channel NumberResult Registers Right-Justified Unsigned Result Register Rjurr Left-Justified Signed Result Register Ljsrr Left-Justified Unsigned Result Register Ljurr18. Rjurr Field Descriptions Result Result Coherency 27.7 Functional DescriptionExternal Multiplexing External Multiplexing Operation 18. External Multiplexing Configuration Analog Subsystem Module Version OptionsAnalog-to-Digital Converter Operation 21. Analog Input Channels 19. Qadc Analog Subsystem Block Diagram Conversion Cycle Times Channel Decode and Multiplexer Sample Buffer Digital Control Subsystem ComparatorBias Successive Approximation Register SAR Queue Priority Timing Examples Queue Priority 22. Qadc Queue Operation with Pause Queue Priority Schemes 22. Trigger Events23. Status Bits Events 23. CCW Priority Situation 24. CCW Priority Situation 26. CCW Priority Situation 28. CCW Priority Situation 30. CCW Priority Situation 32. CCW Priority Situation 34. CCW Freeze Situation 38. CCW Freeze Situation Boundary Conditions Disabled Mode Reserved ModeScan Modes Single-Scan Modes Software-Initiated Single-Scan Mode Externally Triggered Single-Scan Mode Externally Gated Single-Scan Mode Interval Timer Single-Scan Mode Continuous-Scan Modes Software-Initiated Continuous-Scan Mode Externally Triggered Continuous-Scan Mode Externally Gated Continuous-Scan Mode Periodic Timer Continuous-Scan Mode Qadc Clock Qclk Generation Periodic/Interval Timer 42. Qadc Clock Subsystem Functions Conversion Command Word Table 43illustrates the operation of the queue structure 43. Qadc Conversion Queue Operation Queued Analog-to-Digital Converter Qadc 27-61 Signal Connection Considerations Result Word Table Analog Reference Signals Analog Power Signals 45. Errors Resulting from Clipping Conversion Timing Schemes 46. External Positive Edge Trigger Mode Timing with Pause 47. Gated Mode, Single Scan Timing Analog Supply Filtering and Grounding 48. Gated Mode, Continuous Scan Timing 49. Star-Ground at the Point of Power Supply Origin 50. Input Signal Subjected to Negative Stress Accommodating Positive/Negative Stress Conditions Iinjn Iinjp Analog Input Considerations 52. External Multiplexing of Analog Signal Sources Analog Input Pins 53. Electrical Model of an A/D Input Signal 24. External Circuit Settling Time to 1/2 LSB Settling Time for the External CircuitSource Resistance RF + Rsrc 100 Ω 10 kΩ 100 kΩ 25. Error Resulting from Input Leakage IOff Error Resulting from LeakageInterrupt Operation Interrupt Sources 26. Qadc Status Flags and Interrupt SourcesQueue Queue Activity Status Interrupt Flag PF1 PIE1 Chapter Reset Controller Module Reset Controller Signal Properties RstiRsto Name Direction Input Reset Control Register RCR Reset Controller Memory Map Reset Status Register RSR LvdfLvdie Soft WDR POR RSR Field Descriptions WDR Reset Sources Power-On ResetReset Source Summary Source Type External Reset Watchdog Timer ResetLoss-of-Clock Reset Loss-of-Lock Reset Reset Control Flow Reset Control Flow Concurrent Resets Synchronous Reset RequestsInternal Reset Request Power-On Reset/Low-Voltage Detect Reset Reset Status Flags 28-12 Debug module is shown in Figure Processor/Debug Module Interface Signal Description Debug Module Signals Processor Status Encoding Real-Time Trace SupportPST30 Definition Hex Begin Execution of Taken Branch PST = PST30 Definition Hex Binary Clkout PST Ddata Aatr AblrAbhr CSR Revision a Shared Debug Resources BDM/Breakpoint RegistersRev. a Shared BDM/Breakpoint Hardware DRc4-0 Register Name Abbreviation Initial State Address Attribute Trigger Register Aatr 5describes Aatr fieldsAatr Field Descriptions TMM Address Breakpoint Registers ABLR, Abhr Address Breakpoint Registers ABLR, Abhr Configuration/Status Register CSR 6describes Ablr fields7describes Abhr fields Ablr Field Description 8describes CSR fields CSR Field Descriptions Data Breakpoint/Mask Registers DBR, Dbmr IPI 9describes DBR fields Program Counter Breakpoint/Mask Registers PBR, Pbmr10describes Dbmr fields Trigger Definition Register TDR 12describes PBR fields13describes Pbmr fields 12. PBR Field Descriptions 14describes TDR fields 14. TDR Field Descriptions Background Debug Mode BDM CPU HaltEdum Eduu 29-17 Clkout Dsclk DSI BDM Serial InterfaceDSO Receive Packet Format Transmit Packet Format15describes receive BDM packet fields 16describes transmit BDM packet fields 17. BDM Command Summary BDM Command SetSection Command ColdFire BDM Command Format 18describes BDM fieldsExtension Words as Required 18. BDM Field Descriptions Command Sequence Diagrams 16. Command Sequence Diagram Command Sequence Command Set DescriptionsRead A/D Register RAREG/RDREG Write A/D Register WAREG/WDREG Read Memory Location Read 21. Read Command/Result Formats 22. Read Command Sequence 23. Write Command Format Write Memory Location Write Operands are sent as 16 and 32 bits, respectively Set is returned if a bus error occursDump Memory Block Dump 25. Dump Command/Result Formats 26. Dump Command Sequence Fill Memory Block Fill 27. Fill Command Format 28. Fill Command Sequence Resume Execution GO No Operation NOP Rc encoding Read Control Register Rcreg19. Control Register Map BDM Accesses of the Stack Pointer Registers A7 SSP, USP BDM Accesses of the Emac Registers 35. Wcreg Command/Result Formats Write Control Register Wcreg Read Debug Module Register Rdmreg 20shows the definition of DRc encoding 20. Definition of DRc Encoding-Read Write Debug Module Register WdmregDRc40 Debug Register Definition Mnemonic Initial State Real-Time Debug Support Theory of Operation21. DDATA30/CSRBSTAT Breakpoint Response Breakpoint Status Emulator Mode Concurrent BDM and Processor Operation 22. PST/DDATA Specification for User-Mode Instructions Processor Status, Ddata DefinitionUser Instruction Set Instruction Operand Syntax 29-41 29-42 23. PST/DDATA Specification for MAC Instructions 24. PST/DDATA Specification for Supervisor-Mode Instructions Supervisor Instruction Set Reset DSI Motorola-Recommended BDM PinoutGND Dsclk GND PST3 PST2 PST1 PST0 DDATA3 DDATA2 DDATA1 DDATA0 29-46 Chapter Chip Configuration Module CCM Single-Chip Mode Chip Configuration Module Block Diagram Signal Descriptions 30.4.3 D2624, 21, 1916 Reset Configuration Override1provides an overview of the CCM signals Rcon Write-Once Bits Read/Write Accessibility Configuration Read/Write Access Chip Configuration Register CCR Following subsection describes the CCM registersSzen BMT Reset Configuration Register Rcon BootpsRcsc Rpllsel Rpllref Rcsc Rcsc Chip Select Configuration Bootps Port Size ConfigurationChip Select Configuration Boot Port Size Chip Identification Register CIR Reset ConfigurationPIN PRN Reset Configuration Pin States During Reset 10. Configuration During Reset Clock Mode Chip Mode SelectionD2524 Boot Device Selection Output Pad Strength ConfigurationClock Mode Selection 11. Chip Configuration Mode Selection 13. Clock Mode Selection Chip Select ConfigurationCCM does not generate interrupt requests Chapter Ieee 1149.1 Test Access Port Jtag Jtag Block Diagram External Signal Description 31.3.1 Detailed Signal DescriptionJtagen Jtag Enable Pin Function Selected 31.3.1.3 TMS/BKPT Test Mode Select / Breakpoint TRST/DSCLK Test Reset / Development Serial ClockSignal State to the Disable Module Tclk Test Clock Input Memory Map/Register Definition Memory MapInstruction Shift Register IR Idcode Register Bypass Register Jtagcfmclkdiv RegisterTestctrl Register Boundary Scan Register Jtag Module TAP Controller Jtag Instructions 5describes public and private instructionsJtag Instructions Instruction IR30 Instruction Summary Idcode Instruction External Test Instruction ExtestSAMPLE/PRELOAD Instruction Enabletestctrl Instruction Lockoutrecovery InstructionTestleakage Instruction Highz Instruction Initialization/Application Information RestrictionsClamp Instruction Bypass Instruction Nonscan Chain Operation Chapter Mechanical Data Pinout MCF5282 Pinout 256 Mapbga Mapbga Pin Pin Functions MCF5282 Signal Description by Pin NumberSecondary Tertiary PG4 PG3PG2 PF4 PUA1 VDD GPTB0GPTA0 PQA3 ETRIG1 VRH VDD Vssa VSS PQA0 MA0 VDD Vdda PUA3 VSS Xtal JtagenGPTB2 PQS5 Ordering Information Motorola Part Description Speed TemperatureOrderable Part Numbers 32-8 Maximum Ratings Rating Symbol Value UnitAbsolute Maximum Ratings1 Rating Symbol HBM Thermal Characteristics Thermal CharacteristicsCharacteristic Symbol Value Unit 2lists thermal resistance values DC Electrical Specifications DC Electrical Specifications1Characteristic Symbol Min Max Unit Solving equations 1 and 2 for K gives Wait Doze Stop Phase Lock Loop Electrical Specifications PLL Electrical Specifications Qadc Electrical Characteristics Qadc Electrical Specifications OperatingParameter Symbol Min Max Unit Qadc Absolute Maximum Ratings Parameter Symbol Min IOH = TBD Flash Memory Characteristics Qadc Conversion Specifications OperatingSgfm Flash Program and Erase Characteristics Num Parameter Symbol Min Max Unit Sgfm Flash Module Life Characteristics External Interface Timing Characteristics10. Processor Bus Input Timing Specifications Processor Bus Output Timing Specifications 11. External Bus Output Timing SpecificationsName Characteristic Symbol Min Max Unit Control Outputs Timings listed in -10are shown in Figure Data Outputs Read/Write Internally Terminated Timing Read Bus Cycle Terminated by TA Read Bus Cycle Terminated by TEA Symbol Min Max Unit Sras Scas Dramw 13. Gpio Timing1 33.9 General Purpose I/O TimingSras SCAS1 Dramw Reset and Configuration Override Timing 14. Reset and Configuration Override Timing 33.11 I2C Input/Output Timing Specifications 15. I2C Input Timing Specifications between SCL and SDANum Characteristic Min Max Units Clkout Rsti Rsto Fast Ethernet AC Timing Specifications 16. I2C Output Timing Specifications between SCL and SDA MII Receive Signal Timing ERXD30, ERXDV, ERXER, and Erxclk MII Transmit Signal Timing ETXD30, ETXEN, ETXER, Etxclk17. MII Receive Signal Timing Num Characteristic Min Max Unit MII Async Inputs Signal Timing Ecrs and Ecol 19lists MII asynchronous inputs signal timing18. MII Transmit Signal Timing 19. MII Async Inputs Signal Timing MII Serial Management Channel Timing Emdio and Emdc 20. MII Serial Management Channel Timing DMA Timer Module AC Timing Specifications Qspi Electrical Specifications21lists timer module AC timings 22lists Qspi timings Jtag and Boundary Scan Timing 23. Jtag and Boundary Scan Timing 17. Test Access Port Timing 16. Boundary Scan Jtag Timing 24. Debug AC Timing Specification Debug AC Timing SpecificationsClkout VIL 20shows real-time trace timing for the values in Table 20. Real-Time Trace AC Timing Table A-1. CPU Space Register Memory Map Address Name Mnemonic SizeACR0 ACR1 Table A-2. Module Memory Map Overview Address Module SizeI2C Qadc Table A-3. Register Memory Map Address Name Mnemonic Size SCM RegistersSdramc Registers Chip Select Registers DMA Registers Uart Registers UISR1 UIMR1UBG21 UIP01 I2C Registers DMA Timer RegistersQspi Registers Interrupt Controller Ipsbar + 0xC56 SWACKR0 IPRH1IPRL1 IMRH1 Global Interrupt Acknowledge Cycle Registers FEC Registers Gpio Registers Portas PortqsPortsd Porttc Portap Seta Ipsbar +Portbp Setb Ipsbar + Clra ClrfClrg Clras Clock Module Registers Edge Port Registers Watchdog Timer Registers General Purpose Timer a Registers Qadc Registers General Purpose Timer B Registers FlexCAN Registers Flash Registers MCF5282 User’s Manual Index Index-2 Index-3 Index-4 Index-5 Index-6 Index-7 Index-8 Index-9 Index-10 Index-11 Index-12 Index-13 Index-14 Index-15 Index-16