Renesas SH7781 (5) PCI Local Address Register 1 (PCILAR1) See section 13.4.3 (2), Accessing PCI Memory Space.

13. PCI Controller (PCIC)
Rev.1.00 Jan. 10, 2008 Page 597 of 1658
REJ09B0261-0100
(5) PCI Local Address Register 1 (PCILAR1)
See section 13.4.3 (2), Accessing PCI Memory Space.
SH R/W:
PCI R/W:
RRRRR/WR/WR/WR/WR/WR/WR/WR/WR/WR/WR/W R/W
RRRRRRRRRRRRRRRR
SH R/W:
PCI R/W:
161718192021222324252627282931 30
0000000000000000
————LAR
Bit:
Initial value:
RRRRRRRRRRRRRRRR
RRRRRRRRRRRRRRR R
0000000000000000
——————————————— —
01234567891011121315 14Bit:
Initial value:
Bit Bit Name
Initial
Value R/W Description
31 to 20 LAR H'000 SH: R/W
PCI: R
Local Address (12 bits)
These bits specify bits 31 to 20 for the start address of
the local address space 1 (this LSI internal bus
space).
As shown below, the valid bits of LAR change
depending on the local address space size specified
by the LSR bit in PCILSR1.
PCILSR1.LSR ([28:20]) = B'0 0000 0000: Bits [31:20] are valid.
PCILSR1.LSR ([28:20]) = B'0 0000 0001: Bits [31:21] are valid.
PCILSR1.LSR ([28:20]) = B'0 0000 0011: Bits [31:22] are valid.
PCILSR1.LSR ([28:20]) = B'0 0000 0111: Bits [31:23] are valid.
PCILSR1.LSR ([28:20]) = B'0 0000 1111: Bits [31:24] are valid.
PCILSR1.LSR ([28:20]) = B'0 0001 1111: Bits [31:25] are valid.
PCILSR1.LSR ([28:20]) = B'0 0011 1111: Bits [31:26] are valid.
PCILSR1.LSR ([28:20]) = B'0 0111 1111: Bits [31:27] are valid.
PCILSR1.LSR ([28:20]) = B'0 1111 1111: Bits [31:28] are valid.
PCILSR1.LSR ([28:20]) = B'1 1111 1111: Bits [31:29] are valid.
19 to 0 ⎯ All 0 SH: R
PCI: R
Reserved
These bits are always read as 0. The write value
should always be 0.