13. PCI Controller (PCIC)
Rev.1.00 Jan. 10, 2008 Page 605 of 1658
REJ09B0261-0100
(8) PCI Error Address Information Register (PCIAIR) This register records PCI address information when an error is detected. The value of this register is undefined until an interrupt is detected. Regardless of the information on mask registers, etc, the value is retained when an interrupt is detected.
SH R/W:
PCI R/W:
SH R/W:
PCI R/W:
161718192021222324252627282931 30Bit:
Initial value:
RRRRRRRRRRRRRRRR
RRRRRRRRRRRRRRR R
xxxxxxxxx
AIR
xxxxxxx
RRRRRRRRRRRRRRRR
RRRRRRRRRRRRRRR R
xxxxxxxxx
AIR
xxxxxxx
01234567891011121315 14Bit:
Initial value:
Bit Bit Name
Initial
Value R/W Description
31 to 0 AIR H'xxxx xxxx SH: R
PCI: R
Address Log
This register retains PCI address information (the
states of the AD[31:0] line) when an error occurs.