PROGRAMMING MODEL

tor (MAC). The scaling modes are shown in the following table:

 

 

 

 

 

 

 

S1

S0

Rounding

Scaling Mode

 

 

Bit

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0

0

23

No Scaling

 

 

 

 

 

 

 

 

0

1

24

Scale Down (1-Bit Arithmetic Right Shift)

 

 

 

 

 

 

 

 

1

0

22

Scale Up (1-Bit Arithmetic Left Shift)

 

 

 

 

 

 

 

 

1

1

Reserved for Future Expansion

 

 

 

 

 

 

 

 

 

 

 

 

 

The scaling mode affects data read from the A or B accumulator registers out to the XDB and YDB. Different scaling modes can occur with the same program code to allow dynam- ic scaling. Dynamic scaling facilitates block floating-point arithmetic. The scaling mode also affects the MAC rounding position to maintain proper rounding when different por- tions of the accumulator registers are read out to the XDB and YDB. The scaling mode bits, which are cleared at the start of a long interrupt service routine, are also cleared dur- ing a processor reset.

5.4.2.11Reserved Status (Bit 12)

This bits is reserved for future expansion and will read as zero during DSP read opera- tions.

5.4.2.12Trace Mode (Bit 13)

The trace mode (T) bit specifies the tracing function of the DSP56000/56001 only. (With other members of the DSP56K family, use the OnCE trace mode described in Section 10.5.) For the DSP56000/56001, if the T bit is set at the beginning of any instruction exe- cution, a trace exception will be generated after the instruction execution is completed. If the T bit is cleared, tracing is disabled and instruction execution proceeds normally. If a long interrupt is executed during a trace exception, the SR with the trace bit set will be stacked, and the trace bit in the SR is cleared (see SECTION 7 – PROCESSING STATES for a complete description of a long interrupt operation). The T bit is also cleared during processor reset.

5.4.2.13Double Precision Multiply Mode (Bit 14)

The processor is in double precision multiply mode when this bit is set. (See Section 3.4 for detailed information on the double precision multiply mode.) When the DM bit is set, the operations performed by the MPY and MAC instructions change so that a double precision 48-bit by 48-bit double precision multiplication can be performed in six instruc-

MOTOROLA

PROGRAM CONTROL UNIT

5 - 13

Page 92
Image 92
Motorola DSP56000, 24-Bit Digital Signal Processor Reserved Status Bit, Trace Mode Bit, Double Precision Multiply Mode Bit