Manuals / Motorola / Photography / Digital Photo Keychain

Motorola 24-Bit Digital Signal Processor, DSP56000 manual Appendix B Benchmark Programs

Models: 24-Bit Digital Signal Processor DSP56000

1 596

Download 596 pages 22.74 Kb

<>

DSP56K Block Diagram Analog Signal Processing Stack Error Flag Bit Mode Register MR Symbols Reset OnCE Command Register OCR PLL Pins Low Power Divider LPD Fast Interrupt Service Routine No Update

Page 563

APPENDIX B

BENCHMARK PROGRAMS

	T	T	T
		P1	P2	P3	P4
T	T	T

T

T

MOTOROLA

BENCHMARK PROGRAMS

B - 1

Page 562 Page 564

Image 563

Motorola 24-Bit Digital Signal Processor, DSP56000 manual Appendix B Benchmark Programs, Motorola Benchmark Programs

Page 562 Page 564

Related pages Safety INSPECTION/TROUBLESHOOTINGPROCEDURE for Invacare R2-250 Specifications for Sony WEGA ENGINE Heater error messages for HP 9000s Diagramma a Appropriato for Pioneer D1200SPL Auto connect when star for Speco Technologies PC Pro Series Spin cycle Installation for Smeg KTL6 Parts list for IBM R31 Language Code List for Zenith XBS245 Where can I get troubleshooting tips for the Splendide 7100XC? Get tips(#)

Contents

DSP56000 OnCE is a trade mark of Motorola, Inc Motorola Inc DSP56K Family Semiconductor OnCETM is a trade mark of Motorola, Inc Table of Contents Number Title Table of Contents Motorola Pipeline Information and Global Data BUS Register Methods of Entering the Debug ModePort a Overview Port a Interface ON-CHIP Emulation Introduction Appendix a Instruction SET Details List of Figures Vii Revision Motorola Viii List of Figures Number Title List of Figures Number Title List of Tables List of Tables Number Title Xii Motorola DSP56K Family Introduction Section DSP56K Family Introduction Section Contents Introduction Origin of Digital Signal Processing Analog Signal Processing Digital Signal Processing Benchmark Number of Cycles Algorithm Multiplies Benchmark Summary in Instruction Cycles Numeric Processing Signal ProcessingDigital Filtering Data Processing Instrumentation Audio Signal ProcessingImage Processing Graphics DSP Hardware Origins Summary of DSP56K Family Features Summary of DSP56K Family Features Manual Organization Manual Organization Motorola DSP56K Central Architecture Overview Section DSP56K Central Architecture Overview DSP56K Central Architecture Overview Motorola PHASE-LOCKED Loop PLL Based Clocking Data Buses Address Buses DSP56K Block Diagram Address Generation Unit Internal Bus SwitchData ALU Bit Manipulation Unit ON-CHIP Emulator OnCE PHASE-LOCKED Loop PLL Based ClockingMemory Expansion Port Port a Motorola Data Arithmetic Logic Unit Section Data Arithmetic Logic Unit Data Arithmetic Logic Unit Motorola Overview and Data ALU Architecture DSP56K Block Diagram Data ALU Data ALU Input Registers X1, X0, Y1, Y0 MAC and Logic Unit MAC Unit Data ALU a and B Accumulators Data ALU Accumulator Registers Limiting Saturation Arithmetic Accumulator ShifterData Shifter/Limiter Scaling Data Representation and Rounding Integer-to-Fractional Data Conversion Limited Data Values Bit Weighting and Alignment of Operands Integer/Fractional Number Comparison Integer/Fractional Multiplication Comparison 10 Convergent Rounding MSP1 LSP1 DP3 DP1 MSP2 LSP2 DP2 DP0 Double Precision Multiply Mode 12 Single ⋅ Double Multiply Algorithm MSP1 LSP1 DP3 DP1 DP2 13 Single ⋅ Double Multiply-Accumulate Algorithm DP3 DP1 Data ALU Summary Data ALU Programming Model Data ALU Summary Data Arithmetic Logic Unit Motorola Motorola Address Generation Unit Section Address Generation Unit Address Generation Unit Motorola Programming ModelAddressing Address Register Files Rn Address Generation Unit and Addressing ModesAGU Architecture DSP56K Block Diagram Offset Register Files Nn Address ALU Modifier Register Files Mn Address Output Multiplexers Programming Model Offset Register Files N0 N3 and N4 N7 AGU Programming Model Address Register Files R0 R3 and R4 R7 Modifier Register Files M0 M3 and M4 M7 AddressingAddress Register Indirect Summary Postdecrement By No UpdateAddress Register Indirect Modes Postincrement By Postincrement By Offset Nn Address Register Indirect No Update Postdecrement By Offset Nn Address Register Indirect Postincrement Indexed By Offset Nn Address Register Indirect Postdecrement Predecrement By Address Register Indirect Postincrement by Offset Nn Address Modifier Arithmetic Types Address Register Indirect Postdecrement by Offset Nn Address Register Indirect Indexed by Offset Nn Linear Modifier Mn=$FFFF 10 Address Register Indirect Predecrement 2.2.1 Mn=$0001 to $7FFF Modulo Modifier Mmmm Address Modifier Summary 11 Circular Buffer 12 Linear Addressing with a Modulo Modifier 2.2.2 Mn=$8001 to $BFFF 13 Modulo Modifier Example Reverse-Carry Modifier Mn=$0000 Bit-Reverse Addressing Sequence Example 14 Bit-Reverse Address Calculation Example Addressing 15 Address Modifier Summary Motorola Program Control Unit Section Program Control Unit Program Control Unit Motorola Program Address Generator Overview 24-Bit Program Address Generator PAG Program Control Unit PCU ArchitectureProgram Decode Controller Instruction Pipeline Format Program Interrupt ControllerTion 7 Processing States Three-Stage Pipeline Program Counter Program Control Unit Programming Model Status Register Status Register Format Negative Bit Carry BitOverflow Bit Zero Bit Scaling Bit Bit Extension BitLimit Bit Interrupt Masks Bits 8 Scaling Mode Bits 10 Reserved Status Bit Trace Mode BitDouble Precision Multiply Mode Bit System Stack Operating Mode RegisterLoop Flag Bit Stack Pointer Bits Stack Pointer Register Format SP Register Values Stack Error Flag Bit Loop Counter Register Underflow Flag BitReserved Stack Pointer Registration Bits Loop Address Register DSP56K Central Processing Module Programming Model Motorola Instruction SET Introduction Section Instruction SET Introduction Instruction SET Introduction Motorola Instruction SET Introduction Syntax Instruction FormatsInstruction Groups MAC SyntaxOpcode Operands XDB YDB Operating Mode Register OMR Operand Sizes Appendix a Instruction SET Details Data ALU Registers Operand Sizes Data Organization in Registers Reading and Writing the ALU Extension Registers Bit 16 Bit Data Organization in Memory Miscellaneous Program Control UnitAddresses Register References Operand ReferencesProgram References Stack References Instruction Formats Addressing Modes YX Memory References Address Register Direct Register Direct ModesData or Control Register Direct Immediate Short Special Addressing ModesImmediate Data Absolute Address Special Addressing Immediate Data Addressing Modes Summary 5.3.6 I/O ShortImplicit Reference Before Execution After Execution X X X Arithmetic Instructions Instruction Groups 11 Special Addressing Absolute Short Address 12 Special Addressing I/O Short Address Modiﬁer Operand Reference Addressing Mode Logical Instructions LSR AndiEOR LSL Loop Instructions Bit Manipulation Instructions 13 Hardware do Loop Movem LUAMove Movec JMP Program Control InstructionsDebug JSR ResetJclr Jset Instruction Groups Instruction SET Introduction Motorola Motorola Processing States Section Processing States Processing States Motorola Processing States Normal Processing StateException Processing State Instruction Pipelining Normal Processing StateInstruction Pipeline ORI #04,OMR Bootend Movec Inst Andi #00,MR Inst Inst 3 Inst Restrictions near the end of do loops Summary of Pipeline-Related RestrictionsDo instruction restrictions RTI and RTS instruction restrictions Enddo instruction restrictions Rn, Nn, and Mn register restrictions Exception Processing State Interrupt ProcessingSP and SSH/SSL register manipulation restrictions BCHG/BCLR/BSET SP Interrupt Types Interrupt Priority Structure DSP56K Long Interrupt DSP56K Fast Interrupt Exception Priorities Within an IPL Status Register Interrupt Mask BitsInterrupt Priority Levels Central Processor Interrupt Priorities Within an IPL Interrupt Priority Level Bits External InterruptInterrupt Sources Starting Address Hardware Interrupt Sources Interrupting an SWI Software Interrupt Sources Program Controller Pipeline Instruction Fetches from Memory Illegal Instruction Interrupt Serviced by a Long Interrupt Repeated Illegal Instruction Other Interrupt Sources Main Program Fetches Interrupt Instruction Fetch Interrupt Arbitration Instructions Preceding the Interrupt Instruction Fetch Interrupt Instruction Execution Fast Interrupt Service Routine Two Consecutive Fast Interrupts Exception Processing State Interrupt Processing 10 Long Interrupt Service Routine 11 JSR First Instruction of a Fast Interrupt 12 JSR Second Instruction of a Fast Interrupt Reset Processing State 13 Interrupting an REP Instruction 14 Interrupting Sequential REP Instructions 15 Wait Instruction Timing Wait Processing State 16 Simultaneous Wait Instruction and Interrupt Stop Processing State 17 Stop Instruction Sequence 18 Stop Instruction Sequence Followed by Irqa Stop Processing State Stop Processing State 19 Stop Instruction Sequence Recovering with Reset Stop Processing State Motorola Processing States Stop Processing State Processing States Motorola Motorola Port a Section Port a Port a Motorola Port a Interface Port a Overview Port a Signals Data Memory Select DS Read/Write Control SignalsPort a Address and Data Bus Signals Program Memory Select PS Address A0-A15 Port a Bus Control SignalsRead Enable RD Write Enable WR Port a Interface Port a Interface Motorola Motorola PLL Clock Oscillator Section PLL Clock Oscillator PLL Clock Oscillator Motorola PLL Pins PLL Operation ConsiderationsPLL Clock Oscillator Introduction PLL Components VCO PLL Clock Oscillator IntroductionPLL Components Area PLL Control Register Pctl Low Power Divider LPDVoltage Controlled Oscillator VCO Frequency Multiplier Pctl Division Factor Bits DF0-DF3 Bits Pctl Stop Processing State Bit Pstp Bit Pctl Xtal Disable Bit Xtld BitDivision Factor Bits DF0-DF3 Pstp and PEN Relationship Pctl PLL Enable Bit PEN BitPctl Clock Output Disable Bits COD0-COD1 Bits Pctl Ckout Clock Source Bit Ckos Bit PLL PinsClock Output Disable Bits COD0-COD1 Pctl Chip Clock Source Bit Csrc Bit PLL Pins Operating Frequency Hardware ResetPLL Operation Considerations Change of DF0-DF3 Bits Operation with PLL DisabledChanging the MF0-MF11 Bits Ckout Considerations Loss of LockStop Processing State Synchronization Among EXTAL, CKOUT, and the Internal Clock ON-CHIP Emulation OnCE Section Introduction Debug Serial Input/Chip Status 0 DSI/OS0 ON-CHIP Emulation Introduction 24X24+56 →56-BIT MAC OnCE Debug Serial Output DSO Chip Status InformationOS1 OS0 Status OnCE Controller and Serial Interface OnCE Command Register OCROnCE Controller and Serial Interface Debug Request Input DR OnCE Register Addressing RS4 RS3 RS2 RS1 RS0 Action OnCE Controller and Serial Interface Exit Command EX BitGo Command GO Bit Read/Write Command R/W Bit MBO SWO TME BC3 OnCE Decoder OdecOnCE Status and Control Register Oscr Memory Breakpoint Control BC0-BC3 Bits Reserved Bits 5-7 Trace Mode Enable TME BitMemory Breakpoint Control Table Memory Address Latch Omal Memory Breakpoint Occurrence MBO BitTrace Occurrence to Bit OnCE Memory Breakpoint Logic Memory Lower Limit Register Omllr Isbkpt Memory Breakpoint Counter Ombc OnCE Trace LogicMemory High Address Comparator Omhc Memory Low Address Comparator Omlc Istrace OnCE Trace Logic Block Diagram Trace Counter OTC External Debug Request During Stop Methods of Entering the Debug ModeExternal Debug Request During Reset External Debug Request During Normal Activity Enabling Memory Breakpoints Enabling Trace ModePipeline Information and Global Data BUS Register Software Request During Normal Activity Read GDB Register Program Address BUS History BufferPipeline Instruction Latch Register Opilr Global Data Bus Register Ogdbr PAB Register for Decode Opabdr PAB Register for Fetch Opabfr PAB Fifo OnCE CommandsSerial Protocol Description Begin Debug Activity Using the OnCE Displaying a Specified Register Motorola Motorola Motorola Returning from Debug Mode to Normal Mode Motorola Motorola Motorola Motorola Additional Support Section Additional Support Additional Support Motorola User Support Motorola DSP Product SupportMotorola DSP News Motorola Field Application Engineers 13 Reference Books and Manuals Verification User SupportMotorola Third Party Design Prototyping Motorola DSP Product Support Macro Cross Assembler Features 11.2.4 DSP56KCCx Language Compiler Features Simulator Features DSP56KADSx Application Development System 11.4 Dr. BuB Electronic Bulletin Board Dtmf Routines Dr. BuB Electronic Bulletin BoardAudio Codec Routines Fast Fourier Transforms Document ID Version Synopsis Size Filters Floating-Point Routines Functions Reed-Solomon Encoder Lattice FiltersMatrix Operations =AB+Q Tools and Utilities Sorting RoutinesSpeech Standard I/O Equates Following is a list of current DSP56200 related software THIRD-PARTY Support Information 512 Motorola DSP NewsMotorola Field Application Engineers General DSP Training Courses 602 897-3665 or 800Reference Books and Manuals Digital Audio and Filters ART of Digital AUDIO, Adaptive Signal ProcessingDigital Audio Signal Processing AN Anthology Digital Filters and Signal Processing Controls Programming Language GKS Theory and Practice CGM and CGIFundamentals of Interactive Computer Graphics Geometric Modeling Numerical Methods Motorola DSP Manuals Pattern Recognition Telecommunications Motorolaola Routines Section Contents Third Party Support Motorola DSP Product Support Application Development Systems Support Integrated Circuits DSP University Support 512 DSP Applications Help Line 512DSP Marketing Information 512 DSP THIRD-PARTY Support Information 512 12.13 Dr. BuB Electronic Bulletin Board DSP Training Courses 602 897-3665 or 800 Benchmarks Document ID Version Synopsis Size Filters Floating-Point Routines Functions Lattice Filters Document ID Version Current DSP56200 Related Software Reference Books and Manuals Digital Audio and Filters Leland B. Jackson Higham, MA Kluwer Academic Publishers Illumination and Color in Computer Generated Imagery Motorola DSP LINKER/LIBRARIAN Reference Manual Motorola DSP56156 USER’S Manual Motorola DSP Assembler Reference ManualMotorola DSP Simulator Reference Manual Motorola DSP56100 Family Manual Statistical Spectral ANALYSIS, a Nonprobabilistic Theory Digital Communications Motorola Instruction SET Details Appendix a Instruction SET Details Instruction SET Details Motorola Section A.9 Instruction Sequence RestrictionsSection A.10 Instruction Encoding Instruction Guide Appendix a Introduction Notation Address ALU Registers Operands OMR Address Operands Binary Operators Unary Operators Condition Code Register CCR Symbols Mode Register MR Symbols MSP Other Symbols Addressing Modes D a P X Y L XY Table A-2 DSP56K Addressing Modes M a Table A-3 DSP56K Addressing Mode Encoding Addressing Mode Modifiers Binary M0-M7 Hex M0-M7 Addressing Mode Arithmetic Table A-4 Addressing Mode Modifier Summary Condition Code Computation Condition Code Computation Scaling Mode Bit Computation Scaling Mode Signed Integer Portion Condition Code Computation Following notes apply to Table A-5 Parallel Move Descriptions Instruction Descriptions Condition Codes Absolute ValueOperation Assembler Syntax Instruction Fields Instruction FormatABS D Opcode Example Add Long with Carry ADC S,D Add Instruction Fields J d ADD S,D Shift Left and Add Accumulators Addl S,D Shift Right and Add Accumulators Addr S,D Logical Operation Assembler Syntax S,D Logical Immediate with Control Register CCR OMR Arithmetic Shift Accumulator Left ASL D Arithmetic Shift Accumulator Right ASR D Bit Test and Change Not affected Set if bit tested is set. Cleared otherwise CCR Condition Codes For other destination operands Memory SpaceS Bit Number bbbbb Effective Addressing ModeM R R R Absolute Short Address aaaaaa Memory SpaceS Bit Number bbbbb Short Address pppppp Memory SpaceS Bit Number bbbbb D D D D Destination Register Bchg Bit Test and Clear Condition Codes For other destination operands Bclr #n,Xea Bclr #n,Yea Bclr #n,Xaa Bclr #n,Yaa Bclr #n,Xpp Bclr #n,Ypp Bclr #n,D Bclr Bit Test and Set Operation Assembler Syntax Bset Bit Test and Set For other destination operands Bset #n,Xea Bset #n,Yea 0 0 1 0 1 A a 1 b b b b b 0 0 1 0 1 P p 1 b b b b b Bit Test and Set Instruction Format Bset Bit Test For destination operand a or B Btst #n,Xea Btst #n,Yea Btst #n,Xaa Btst #n,Yaa Btst #n,Xpp Btst #n,Ypp Btst #n,D Always cleared Always set Clear Accumulator CLR D Compare Instruction Fields S1,S2 J d Compare Magnitude Cmpm S1, S2 Debug Timing 4 oscillator clock cycles Memory 1 program word CS LO Cc Mnemonic ConditionCC HS CC HS CS LO Enter Debug Mode Conditionally DEBUGccCMP Y0, B Instruction Fields Mnemonic DEC D Decrement by One Instruction Fields Description Divide InterationDIV S,D DIV TFR A,B ABS a A,B#$FE,CCR DIV X0,A ADD X0,A Signed quotient and a 48-bit signed remainder Set if overflow bit V is set 0 0 0 0 0 J d 0 0 Start Hardware Loop Operation Assembler Syntax Start Hardware Loop At LA-1 At LA-2, LA-1, and LAAndi MR ORI MR Other Restrictions Jclr Reset Jset RTI JMP RTSStart Hardware Loop At LA JSR Wait END1 END2 Xea, expr Absolute Short Address aaaaaa Memory SpaceS Immediate Short Data hhhh i i i i i i i OMR SSL Source Start Hardware Loop Immediately before Enddo End Current do Loop Opcode Instruction Fields Logical Exclusive or EOR S,D Illegal Illegal Instruction Interrupt None Timing 8 oscillator clock cycles Memory 1 program word Increment by One INC D Jump Conditionally Jcc 0 0 1 1 1 C C a a a a A a a a a a Jcc ea M R R R Jump if Bit Clear For other source operands Condition codes are not affected Jclr #n,Xea,xxxx Jclr #n,Yea,xxxx Jclr #n,Xaa,xxxx Jclr #n,Yaa,xxxx Jclr #n,Xpp,xxxx Jclr #n,Ypp,xxxx Source Register Jump 0 0 1 0 1 M M R R R 0 0 0 0 0 Jump to Subroutine Conditionally Example Instruction Format Effective Addressing Mode M M M R R R Mnemonic C C C C Jsclr Jump to Subroutine if Bit Clear Condition Codes Jsclr #n,Xea,xxxx Jsclr #n,Yea,xxxx Jsclr #n,Xaa,xxxx Jsclr #n,Yaa,xxxx Short Address aaaaaa Memory SpaceS Bit Number bbbbb Jsclr #n,S,xxxx Jsclr Jump if Bit Set Operation Assembler Syntax Jset Jump if Bit Set Jset #n,Xea,xxxx Jset #n,Yea,xxxx Jump if Bit Set Instruction Format Jset #n,Xpp,xxxx Jset #n,Ypp,xxxx Jset #n,S,xxxx Jump to Subroutine JSR Jump to Subroutine if Bit Set Example Jsset #n,Xea,xxxx Jsset #n,Yea,xxxx Jsset #n,Xaa,xxxx Jsset #n,Yaa,xxxx Jsset #n,Xpp,xxxx Jsset #n,Ypp,xxxx Jsset #n,S,xxxx Logical Shift Left LSL D Logical Shift Right LSR D Load Updated Address Dest. Addr. Reg. D MAC X0,X0,A PLY ModeSigned Multiply-Accumulate Instruction Fields S1∗S2 Sign Instruction Fields Sign Sssss Constant Signed Multiply-Accumulate and Round Signed Multiply-Accumulate and Round Macr Macr -Y0 #10, B ±S,#n,D Move S,D Move Data Condition Codes Move Move No Parallel Data Move Operation Assembler Syntax No Parallel Data Move Instruction Format Opcode Tinations are not allowed within the same instruction Immediate Short Data Move ABS B #$18,R1 Take absolute value of B, #$18R1 #xx=8-bit Immediate Short Data=iiiiiiii Sign Ext Zero Register to Register Data Move MACR-X0,Y0,A Instruction Format Opcode Instruction Fields Or D Sign Ext Zero Address Register Update Operation Assembler Syntax R R R Address Register Update Memory Data Move Operation Assembler Syntax Memory Data Move Example M R R Effective Register W Addressing ModeMemory Data Move Instruction Format Memory Data Move Sign Ext Zero Register W Absolute Short Address a a a a a a Instruction Descriptions Xea D1 S2 D2 Xea,D1 Class I Example Memory and Register Data Move Memory and Register Data Move Class II Example R R Memory and Register Data Move Condition CodesClass I Instruction Format Memory and Register Data Move S1,D1 Sign Ext Zero Sign Ext Zero Move Opcode Memory and Register Data Move Class II Instruction Format Memory Data Move Operation Assembler Syntax After Execution $00123456000000 Yea,D #xxxxxx,D Memory Data Move Sign Ext Zero Register W Absolute Short Address aaaaaa Instruction Descriptions Class Register and Y Memory Data Move Addl B,A B,X1 YR6-N6,B 2∗A+B A, update X1,B and R6 By R1 and postincrement R1 Move Y0 to B Register and Y Memory Data Move Class II Example S1,D1 Yea,D2 . . . . . S1,D1 S2,Yea S1,D1 #xxxxxx,D2 S1 d Sign Ext Zero S2,D2 Register and Y Memory Data Move Instruction Fields Dest Register and Y Memory Data Move Class II Instruction Format Long Memory Data Move Operation Assembler Syntax CMP Y0,B Long Memory Data Move Long Memory Data Move Instruction Format 0 0 L 0 L A a a XY Memory Data Move Operation Assembler Syntax Mpyr X1,Y0,A XY Memory Data Move Example XY Memory Data Move Instruction Format XY Memory Data Move Effective Register Sign Ext Zero Addressing Mode R r Move Control Register Movec Movec LC,X0 move LC into 2316 158 0 0 0 1 0 1 W 1 M M M R R R 0 s 1 d d d d d Memory Space s S1, D1 D d d Movec Xaa,D1 Movec S1,Xaa Movec Yaa,D1 Movec S1,Yaa S2, D2 e e e e e e Sign Ext Zero Movec S1,D2 Movec S2,D1Instruction Fields Register S1, D1 D d d Memory Space s #xx=8-bit Immediate Short Data=i i i i i i i Move Program Memory Movem Movem PR5+N5, LC Movem S,Pea Movem Pea,D D d d d Sign Ext Zero Movem S,Paa Movem Paa,D Movep Movep $FFFE BCR Move Peripheral Data Instruction Format X or Y Reference Peripheral Effective Memory Space Addressing ModePeripheral Space Instruction Format P Reference Effective Peripheral Space S Addressing Mode Peripheral Space S Peripheral W Instruction Format Register Reference Signed Multiply Operation MPY MPY Signed Multiply Signed Multiply Instruction Fields S1∗S2 Instruction Fields Sign Sssss constant Signed Multiply Instruction Format Signed Multiply and Round Instruction SET Descriptions Instruction Fields S1∗S2 Q Q Q Sign k Mpyr ±S,#n,D Negate Accumulator NEG D PC+1PC NOP No Operation None Timing 2 oscillator clock cycles Memory 1 program word Norm R3,A Normalize Accumulator Iteration Normalize Accumulator Iteration Norm Logical Complement Not D Logical Inclusive or Operation Assembler Syntax Logical Inclusive or Or Immediate with Control Register Condition codes are not affected using these operands Temp LC LC Temp S LC REP Repeat Next InstructionTemp LC REP MAC X1,Y1,A Immediately after REPJclr RTI JMP RTS Jset Stop Jsclr Wait JSR Enddo Condition Codes REP Xea REP Yea Absolute Short Address aaaaaa Memory Space s Immediate Short Data hhhh i i i i i i i i Instruction Fields D d d d REP S Dition Code Computation Reset On-Chip Peripheral Devices None Timing 4 oscillator clock cycles Memory 1 program word Round Accumulator RND a #$123456,X1 B,Y1 Condition Codes RND D Rotate Left Opcode Rotate Right ROR D Return from Interrupt Opcode Instruction Fields Return from Subroutine Opcode Subtract Long with Carry SBC Condition Codes SBC S,D Stop Instruction Processing Restrictions Subtract SUB S,D Shift Left and Subtract Accumulators Subl S,D Shift Left and Subtract Accumulators Subl Condition Codes Shift Right and Subtract Accumulators Subr S,D Shift Right and Subtract Accumulators Subr Condition Codes SWI Software InterruptOperation Assembler Syntax Begin SWI exception processing Opcode Instruction Fields Cc’’ Mnemonic Condition Transfer Conditionally CMP X0,A C C S1,D1 Mnemonic J D Transfer Data ALU Register TFR S,D Test Accumulator TST S Wait for Interrupt Condition Codes Motorola Benchmark Programs Appendix B Benchmark Programs Benchmark Programs Motorola Section B.1 Introduction Section B.2 Benchmark Programs Introduction Cycles Table B-1 27-MHz Benchmark Results for the DSP56001R27 Benchmark Programs Motorola Figure B-1 20-Tap FIR Filter Example Sheet 1 Benchmark Programs Motorola Figure B-1 20-Tap FIR Filter Example Sheet 2 Benchmark Programs Motorola Figure B-2 Radix 2, In-Place, Decimation-In-Time FFT Sheet 1 Benchmark Programs Motorola Benchmark Programs Motorola Benchmark Programs + yn 1wn-1 Ai1 bi1 Benchmark Programs Benchmark Programs Benchmark Programs $FFC0 Figure B-5 Benchmark Programs Benchmark Programs Benchmark Programs Benchmark Programs Benchmark Programs 128 3846 256 8656 512 19296 Benchmark Programs DSP56100 Family Manual Trouble Report DSP56100 Family Manual Trouble Report Index Index Index Index Index AGU -6 data ALU -19 program control unit -8 summary -17 Pvcc Zero Bit -10, A-17

Top Page Image Contents