Manual Conventions

νChapter 6, Host Interface (HI32) HI32 features, signals, architecture, programming model, reset, interrupts, external host programming model, initialization, and a quick reference to the HI32 programming model.

νChapter 7, Enhanced Synchronous Serial Interface (ESSI) Enhancements, data and control signals, programming model, operating modes, initialization, exceptions, and GPIO.

νChapter 8, Serial Communication Interface (SCI) Signals, programming model, operating modes, reset, initialization, and GPIO.

νChapter 9, Triple Timer Module Architecture, programming model, and operating modes of three identical timer devices available for use as internals or event counters.

νAppendix A, Bootstrap Program Bootstrap code for the DSP56301.

νAppendix B, Programming Reference Peripheral addresses, interrupt addresses, and interrupt priorities for the DSP56301; programming sheets list the contents of the major DSP56301 registers for programmer’s reference.

1.2Manual Conventions

This manual uses the following conventions:

νBits within registers are always listed from most significant bit (MSB) to least significant bit (LSB).

νBits within a register are indicated AA[n–m], n > m, when more than one bit is involved in a description. For purposes of description, the bits are presented as if they are contiguous within a register. However, this is not always the case. Refer to the programming model diagrams or to the programming sheets to see the exact location of bits within a register.

νWhen a bit is described as “set,” its value is 1. When a bit is described as “cleared,” its value is 0.

νThe word “assert” means that a high true (active high) signal is pulled high to V CC or that a low true (active low) signal is pulled low to ground. The word “deassert” means

that a high true signal is pulled low to ground or that a low true signal is pulled high to VCC. See Table 1-1.

Table 1-1.High True/Low True Signal Conventions

Signal/Symbol

Logic State

Signal State

Voltage

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1

True

Asserted

Ground2

 

PIN

 

 

 

 

 

 

 

 

 

 

 

False

Deasserted

VCC

 

 

PIN

 

 

 

 

 

 

 

 

3

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1-2

DSP56301 User’s Manual

Page 18
Image 18
Motorola DSP56301 user manual Manual Conventions, High True/Low True Signal Conventions, Ground2, Pin

DSP56301 specifications

The Motorola DSP56301 is a highly efficient digital signal processor, specifically engineered for real-time audio and speech processing applications. This DSP is part of Motorola's renowned DSP56300 family, which is recognized for its innovative features and outstanding performance in the realm of digital signal processing.

One of the main features of the DSP56301 is its ability to handle complex computations at high speeds. With a maximum clock frequency of 66 MHz, it delivers fast performance, enabling it to process audio signals in real time. The chip is built on a 24-bit architecture, which allows for high-resolution audio processing. This is particularly beneficial in applications such as telecommunications, consumer audio devices, and professional audio equipment, where precision is paramount.

The DSP56301 boasts a comprehensive instruction set that includes efficient mathematical operations, which are essential for digital filters and audio effects processing. One of the key innovations of this device is its dual data path architecture, which permits simultaneous processing of multiple data streams. This feature significantly enhances the device's throughput and responsiveness, making it suitable for demanding applications such as voice recognition and synthesis.

In terms of memory regions, the DSP56301 includes several on-chip memory categories, such as program memory, data memory, and a specialized memory for coefficients. The architecture's support for external memory expansion further increases its versatility, allowing designers to tailor systems to their specific requirements.

The DSP56301 implements advanced features such as a powerful on-chip hardware multiplier and accumulator, simplifying complex mathematical tasks and accelerating the execution of algorithms. Its flexible interrupt system enhances its capability to respond to time-sensitive operations, while the integrated serial ports facilitate efficient data communication with external devices.

Power consumption is also a vital characteristic of the DSP56301. It is designed with energy efficiency in mind, allowing for extended operation in battery-powered devices. The chip’s low power requirements are particularly advantageous in portable audio devices and other applications where energy conservation is crucial.

In conclusion, the Motorola DSP56301 is an exceptional digital signal processor that combines high processing power, flexibility, and efficiency. Its main features, advanced technologies, and robust architecture make it a top choice for developers seeking to create sophisticated audio and signal processing systems. With its enduring legacy in the industry, the DSP56301 continues to be relevant in a variety of modern applications, ensuring it remains a valuable tool for engineers and designers.