Host Interface (HI32)

Table 2-10.Host Interface (Continued)

 

Signal Name

Type

State During

Signal Description

 

Reset

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Output, open

Tri-stated

Host System Error—When the HI32 is programmed to interface

 

HSERR

 

 

 

 

 

 

 

 

 

 

 

 

 

drain

 

with a PCI bus and the HI function is selected, this is the Host

 

 

 

 

 

 

 

 

 

 

 

 

System Error signal.

 

 

 

 

 

 

 

 

Output, open

 

Host Interrupt Request—When HI32 is programmed to interface

 

HIRQ

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

drain

 

with a universal non-PCI bus and the HI function is selected, this

 

 

 

 

 

 

 

 

 

 

 

 

signal is Host Interrupt Request output.

 

 

 

 

 

 

 

 

 

 

 

 

Port B —When the HI32 is configured as GPIO through the DCTR,

 

 

 

 

 

 

 

 

 

 

 

 

this signal is internally disconnected.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Input/

Tri-stated

Host Stop—When the HI32 is programmed to interface with a PCI

 

HSTOP

 

 

 

 

 

 

 

 

 

 

 

 

 

Output

 

bus and the HI function is selected, this is the Host Stop signal.

 

 

 

/HRW

Input

 

Host Write/Host Read-Write—When HI32 is programmed to

 

HWR

 

 

 

 

 

 

 

 

 

 

 

 

 

interface with a universal non-PCI bus and the HI function is

 

 

 

 

 

 

 

 

 

 

 

 

selected, this signal is Host Write/Host Read-Write Schmitt-trigger

 

 

 

 

 

 

 

 

 

 

 

 

input.

 

 

 

 

 

 

 

 

 

 

 

 

Port B —When the HI32 is configured as GPIO through the DCTR,

 

 

 

 

 

 

 

 

 

 

 

 

this signal is internally disconnected.

 

 

 

 

 

 

HIDSEL

Input

Input

Host Initialization Device Select—When the HI32 is programmed

 

 

 

 

 

 

 

 

 

 

 

 

to interface with a PCI bus and the HI function is selected, this is the

 

 

 

 

 

 

 

 

 

 

 

 

Host Initialization Device Select signal.

 

 

/

 

 

 

Input

 

Host Read/Host Data Strobe—When HI32 is programmed to

 

HRD

HDS

 

 

 

 

 

 

 

 

 

 

 

 

 

interface with a universal non-PCI bus and the HI function is

 

 

 

 

 

 

 

 

 

 

 

 

selected, this signal is Host Data Read/Host Data Strobe

 

 

 

 

 

 

 

 

 

 

 

 

Schmitt-trigger input.

 

 

 

 

 

 

 

 

 

 

 

 

Port B —When the HI32 is configured as GPIO through the DCTR,

 

 

 

 

 

 

 

 

 

 

 

 

this signal is internally disconnected.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Input/

Tri-stated

Host Frame—When the HI32 is programmed to interface with a PCI

 

HFRAME

 

 

 

 

 

 

 

 

 

 

 

Output

 

bus and the HI function is selected, this is the Host cycle Frame

 

 

 

 

 

 

 

 

 

 

 

 

signal.

 

 

 

 

 

 

 

 

 

 

 

 

Non-PCI bus— When HI32 is programmed to interface with a

 

 

 

 

 

 

 

 

 

 

 

 

universal non-PCI bus and the HI function is selected, this signal

 

 

 

 

 

 

 

 

 

 

 

 

must be connected to a pull-up resistor or directly to VCC.

 

 

 

 

 

 

 

 

 

 

 

 

Port B —When the HI32 is configured as GPIO through the DCTR,

 

 

 

 

 

 

 

 

 

 

 

 

this signal is internally disconnected.

 

 

 

 

 

 

HCLK

Input

Input

Host Clock—When the HI32 is programmed to interface with a PCI

 

 

 

 

 

 

 

 

 

 

 

 

bus and the HI function is selected, this is the Host Bus Clock input.

 

 

 

 

 

 

 

 

 

 

 

 

Non-PCI bus— When the HI32 is programmed to interface with a

 

 

 

 

 

 

 

 

 

 

 

 

universal non-PCI bus and the HI function is selected, this signal

 

 

 

 

 

 

 

 

 

 

 

 

must be connected to a pull-up resistor or directly to VCC.

 

 

 

 

 

 

 

 

 

 

 

 

Port B —When the HI32 is configured as GPIO through the DCTR,

 

 

 

 

 

 

 

 

 

 

 

 

this signal is internally disconnected.

 

 

 

 

 

 

 

 

 

 

 

 

 

Signals/Connections

2-13

Page 43
Image 43
Motorola DSP56301 user manual Hserr, Hirq, Hstop, Hwr, Hidsel, Hframe, Hclk

DSP56301 specifications

The Motorola DSP56301 is a highly efficient digital signal processor, specifically engineered for real-time audio and speech processing applications. This DSP is part of Motorola's renowned DSP56300 family, which is recognized for its innovative features and outstanding performance in the realm of digital signal processing.

One of the main features of the DSP56301 is its ability to handle complex computations at high speeds. With a maximum clock frequency of 66 MHz, it delivers fast performance, enabling it to process audio signals in real time. The chip is built on a 24-bit architecture, which allows for high-resolution audio processing. This is particularly beneficial in applications such as telecommunications, consumer audio devices, and professional audio equipment, where precision is paramount.

The DSP56301 boasts a comprehensive instruction set that includes efficient mathematical operations, which are essential for digital filters and audio effects processing. One of the key innovations of this device is its dual data path architecture, which permits simultaneous processing of multiple data streams. This feature significantly enhances the device's throughput and responsiveness, making it suitable for demanding applications such as voice recognition and synthesis.

In terms of memory regions, the DSP56301 includes several on-chip memory categories, such as program memory, data memory, and a specialized memory for coefficients. The architecture's support for external memory expansion further increases its versatility, allowing designers to tailor systems to their specific requirements.

The DSP56301 implements advanced features such as a powerful on-chip hardware multiplier and accumulator, simplifying complex mathematical tasks and accelerating the execution of algorithms. Its flexible interrupt system enhances its capability to respond to time-sensitive operations, while the integrated serial ports facilitate efficient data communication with external devices.

Power consumption is also a vital characteristic of the DSP56301. It is designed with energy efficiency in mind, allowing for extended operation in battery-powered devices. The chip’s low power requirements are particularly advantageous in portable audio devices and other applications where energy conservation is crucial.

In conclusion, the Motorola DSP56301 is an exceptional digital signal processor that combines high processing power, flexibility, and efficiency. Its main features, advanced technologies, and robust architecture make it a top choice for developers seeking to create sophisticated audio and signal processing systems. With its enduring legacy in the industry, the DSP56301 continues to be relevant in a variety of modern applications, ensuring it remains a valuable tool for engineers and designers.