Manuals / Motorola / Home Audio / Stereo System

Motorola DSP56301 user manual Device Identification Register IDR, DDS1 DDS0, DSS1 DSS0

Models: DSP56301

1 372
Download 372 pages 304 b
Page 108
Image 108

Device Identification Register (IDR)

Table 4-12.DMA Control Register (DCR) Bit Definitions (Continued)

Bit

Bit Name

Reset

 

 

 

 

Description

Number

Value

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

9–4

DAM[5–0]

0

DMA Address Mode

 

 

 

 

 

 

Defines the address generation mode for the DMA transfer. These bits are encoded in two

 

 

 

different ways according to the D3D bit.

 

 

 

 

 

 

 

 

 

3–2

DDS[1–0]

0

DMA Destination Space

 

 

 

 

 

 

Specify the memory space referenced as a destination by the DMA.

 

 

 

Note:

In Cache mode, a DMA to Program memory space has some limitations (as

 

 

 

 

described in Chapter 8, Instruction Cache, and Chapter 11, Operating Modes and

 

 

 

 

Memory Spaces in the DSP56300 Family Manual).

 

 

 

 

 

 

 

 

 

 

 

 

DDS1

 

DDS0

 

DMA Destination Memory Space

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0

 

0

 

X Memory Space

 

 

 

 

 

 

 

 

 

 

 

 

 

0

 

1

 

Y Memory Space

 

 

 

 

 

 

 

 

 

 

 

 

 

1

 

0

 

P Memory Space

 

 

 

 

 

 

 

 

 

 

 

 

 

1

 

1

 

Reserved

 

 

 

 

 

 

 

 

1–0

DSS[1–0]

0

DMA Source Space

 

 

 

 

 

 

Specify the memory space referenced as a source by the DMA.

 

 

 

Note:

In Cache mode, a DMA to Program memory space has some limitations (as

 

 

 

 

described in Chapter 8, Instruction Cache, and Chapter 11, Operating Modes and

 

 

 

 

Memory Spaces in the DSP56300 Family Manual).

 

 

 

 

 

 

 

 

 

 

 

 

DSS1

 

DSS0

 

DMA Source Memory Space

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0

 

0

 

X Memory Space

 

 

 

 

 

 

 

 

 

 

 

 

 

0

 

1

 

Y Memory Space

 

 

 

 

 

 

 

 

 

 

 

 

 

1

 

0

 

P Memory Space

 

 

 

 

 

 

 

 

 

 

 

 

 

1

 

1

 

Reserved

 

 

 

 

 

 

 

 

 

4.8Device Identification Register (IDR)

The IDR is a read-only factory-programmed register that identifies DSP56300 family members. It specifies the derivative number and revision number of the device. This information is used in testing or by software. Figure 4-10shows the contents of the IDR. Revision numbers are assigned as follows: $0 is revision 0, $1 is revision A, and so on.

.

23

16

15

12

11

0

 

 

 

 

 

 

 

Reserved

 

Revision Number

 

Derivative Number

 

 

 

 

 

 

 

$00

 

See Note

 

$301

 

 

 

 

Note:

No specific revision number is shown because this manual is current for several revisions of the DSP56301.

 

 

 

 

 

 

Figure 4-10.Identification Register Configuration (Revision E)

4-34

DSP56301 User’s Manual

Page 107 Page 109
Page 108
Image 108
Motorola DSP56301 user manual Device Identification Register IDR, DDS1 DDS0, DSS1 DSS0
Page 107 Page 109

DSP56301 specifications

The Motorola DSP56301 is a highly efficient digital signal processor, specifically engineered for real-time audio and speech processing applications. This DSP is part of Motorola's renowned DSP56300 family, which is recognized for its innovative features and outstanding performance in the realm of digital signal processing.

One of the main features of the DSP56301 is its ability to handle complex computations at high speeds. With a maximum clock frequency of 66 MHz, it delivers fast performance, enabling it to process audio signals in real time. The chip is built on a 24-bit architecture, which allows for high-resolution audio processing. This is particularly beneficial in applications such as telecommunications, consumer audio devices, and professional audio equipment, where precision is paramount.

The DSP56301 boasts a comprehensive instruction set that includes efficient mathematical operations, which are essential for digital filters and audio effects processing. One of the key innovations of this device is its dual data path architecture, which permits simultaneous processing of multiple data streams. This feature significantly enhances the device's throughput and responsiveness, making it suitable for demanding applications such as voice recognition and synthesis.

In terms of memory regions, the DSP56301 includes several on-chip memory categories, such as program memory, data memory, and a specialized memory for coefficients. The architecture's support for external memory expansion further increases its versatility, allowing designers to tailor systems to their specific requirements.

The DSP56301 implements advanced features such as a powerful on-chip hardware multiplier and accumulator, simplifying complex mathematical tasks and accelerating the execution of algorithms. Its flexible interrupt system enhances its capability to respond to time-sensitive operations, while the integrated serial ports facilitate efficient data communication with external devices.

Power consumption is also a vital characteristic of the DSP56301. It is designed with energy efficiency in mind, allowing for extended operation in battery-powered devices. The chip’s low power requirements are particularly advantageous in portable audio devices and other applications where energy conservation is crucial.

In conclusion, the Motorola DSP56301 is an exceptional digital signal processor that combines high processing power, flexibility, and efficiency. Its main features, advanced technologies, and robust architecture make it a top choice for developers seeking to create sophisticated audio and signal processing systems. With its enduring legacy in the industry, the DSP56301 continues to be relevant in a variety of modern applications, ensuring it remains a valuable tool for engineers and designers.