Dpcr Mtie, Clrt, Rble | Motorola DSP56301 specs

HI32 Programming Model/Quick Reference

HI32 Registers—Quick Reference

Reg				Bit			Comments	Reset Type

	Num	Mnemonic		Name	Val	Function		HS	PH	PS
	Num	Mnemonic		Name	Val	Function		HS	PH	PS

DCTR		HM[2–0]	HI32 Mode		000	Terminate and Reset	changed to
cont.					001	PCI	non-zero value
					010	UBM	only in PS reset
	22-20				011	Enhanced UBM		$0	-	-
					100	GPIO
					101	Self-Configuration
					11x	Reserved
DPCR	1	MTIE	Master Transmit		0	MTRQ interrupt disabled		0	-	-
	1		Interrupt Enable		1	MTRQ interrupt enabled		0	-	-
			Interrupt Enable		1	MTRQ interrupt enabled
	2	MRIE	Master Receive		0	MRRQ interrupt disabled		0	-	-
	2		Interrupt Enable		1	MRRQ interrupt enabled		0	-	-
			Interrupt Enable		1	MRRQ interrupt enabled
	4	MAIE	Master Address		0	A/DPER interrupt disabled		0	-	-
	4		Interrupt Enable		1	A/DPER interrupt enabled		0	-	-
			Interrupt Enable		1	A/DPER interrupt enabled
	5	PEIE	Parity Error Interrupt		0	MARQ interrupt disabled		0	-	-
	5		Enable		1	MARQ interrupt enabled		0	-	-
			Enable		1	MARQ interrupt enabled
	7	TAIE	Transaction Abort		0	M/TAB interrupt disabled		0	-	-
	7		Interrupt Enable		1	M/TAB interrupt enabled		0	-	-
			Interrupt Enable		1	M/TAB interrupt enabled
		TTIE	Transaction		0	TO/DIS/RTY interrupt
	9		Termination Interrupt			disabled		0	-	-
			Enable		1	TO/DIS/RTY interrupt enabled
	12	TCIE	Transfer Complete		0	HDTC interrupt disabled		0	-	-
	12		Interrupt Enable		1	HDTC interrupt enabled		0	-	-
			Interrupt Enable		1	HDTC interrupt enabled
		CLRT	Clear Transmitter		0	inactive	set only if
	14				1	empty master transmitter path	hardware clears	0	-	-
							MARQ = 1
		MTT	Master Transfer		0	inactive	set only if
	15		Terminate		1	terminate current PCI	hardware clears	0	-	-
						transaction	MWS = 1
		SERF		Force	0	inactive	cleared by
	16	SERF	HSERR	Force	0	inactive	cleared by	0	-	-
	16				1	generate a PCI system error	hardware	0	-	-
					1	generate a PCI system error	hardware
		MACE	Master Access		0	unlimited burst length
	18		Counter Enable		1	burst length is limited by the		0	-	-
						BL value
		MWSD	Master Wait State		0	HI32 master inserts wait	set only if MARQ
	19		Disable			states	= 1	0	-	-
					1	HI32 master releases bus
		RBLE	Receive Buffer Lock		0	HI32 responds to new	changed only in
	20		Enable			accesses	PS reset	0	-	-
	20				1	HI32 retries accesses after		0	-	-
					1	HI32 retries accesses after
						write accesses
		IAE	Insert Address Enable		0	HI32 does not insert address	changed only in
	21				1	HI32 inserts address in	PS reset	0	-	-
						incoming data

Host Interface (HI32)

6-75

DSP56301 specifications

The Motorola DSP56301 is a highly efficient digital signal processor, specifically engineered for real-time audio and speech processing applications. This DSP is part of Motorola's renowned DSP56300 family, which is recognized for its innovative features and outstanding performance in the realm of digital signal processing.

One of the main features of the DSP56301 is its ability to handle complex computations at high speeds. With a maximum clock frequency of 66 MHz, it delivers fast performance, enabling it to process audio signals in real time. The chip is built on a 24-bit architecture, which allows for high-resolution audio processing. This is particularly beneficial in applications such as telecommunications, consumer audio devices, and professional audio equipment, where precision is paramount.

The DSP56301 boasts a comprehensive instruction set that includes efficient mathematical operations, which are essential for digital filters and audio effects processing. One of the key innovations of this device is its dual data path architecture, which permits simultaneous processing of multiple data streams. This feature significantly enhances the device's throughput and responsiveness, making it suitable for demanding applications such as voice recognition and synthesis.

In terms of memory regions, the DSP56301 includes several on-chip memory categories, such as program memory, data memory, and a specialized memory for coefficients. The architecture's support for external memory expansion further increases its versatility, allowing designers to tailor systems to their specific requirements.

The DSP56301 implements advanced features such as a powerful on-chip hardware multiplier and accumulator, simplifying complex mathematical tasks and accelerating the execution of algorithms. Its flexible interrupt system enhances its capability to respond to time-sensitive operations, while the integrated serial ports facilitate efficient data communication with external devices.

Power consumption is also a vital characteristic of the DSP56301. It is designed with energy efficiency in mind, allowing for extended operation in battery-powered devices. The chip’s low power requirements are particularly advantageous in portable audio devices and other applications where energy conservation is crucial.

In conclusion, the Motorola DSP56301 is an exceptional digital signal processor that combines high processing power, flexibility, and efficiency. Its main features, advanced technologies, and robust architecture make it a top choice for developers seeking to create sophisticated audio and signal processing systems. With its enduring legacy in the industry, the DSP56301 continues to be relevant in a variety of modern applications, ensuring it remains a valuable tool for engineers and designers.

Motorola DSP56301 user manual Dpcr Mtie, Clrt, Rble

Models: DSP56301

DCTR

PCI

GPIO

DPCR

MTIE

CLRT

RBLE

IAE

Host Interface (HI32)

DSP56301 specifications