Motorola user manual Internal Buses, On-Chip Memory, DSP56301 Switch Memory Configuration

Models: DSP56301

1 372
Download 372 pages 304 b
Page 26
Image 26

Internal Buses

1.4.6On-Chip Memory

The memory space of the DSP56300 core is partitioned into program, X data, and Y data memory space. The data memory space is divided into X and Y data memory in order to work with the two address ALUs and to feed two operands simultaneously to the data ALU. Memory space includes internal RAM and ROM and can be expanded off-chip under software control. There is an on-chip 192/3K x 24-bit bootstrap ROM. For details on internal memory, see Chapter 3, Memory Configuration. Program RAM, instruction cache, X data RAM, and Y data RAM size are programmable, as Table 1-2shows.

Table 1-2.DSP56301 Switch Memory Configuration

Program

 

Instruction

X Data RAM

Y Data RAM

Instruction Cache1

Switch Mode2

RAM Size

 

Cache Size

Size

Size

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

4096 × 24-bit

 

0

2048 × 24-bit

2048 × 24-bit

disabled (CE = 0)

disabled (MS = 0)

 

 

 

 

 

 

 

3072 × 24-bit

 

1024 × 24-bit

2048 × 24-bit

2048 × 24-bit

enabled (CE = 1)

disabled (MS = 0)

 

 

 

 

 

 

 

2048 × 24-bit

 

0

3072 × 24-bit

3072 × 24-bit

disabled (CE = 0)

enabled (MS = 1)

 

 

 

 

 

 

 

1024 × 24-bit

 

1024 × 24-bit

3072 × 24-bit

3072 × 24-bit

enabled (CE = 1)

enabled (MS = 1)

 

 

 

 

 

 

1. Controlled by the Cache Enable (CE) bit in the Status Register (SR)

 

2.

Controlled by the Memory Select (MS) bit in the Operating Mode Register (OMR)

 

 

 

 

 

 

 

 

1.5Internal Buses

All internal buses on the DSP56300 devices are 24-bit buses. To provide data exchange between the blocks, the DSP56301 implements the following buses:

νPeripheral I/O expansion bus to peripherals

νX memory expansion bus to X memory

νY memory expansion bus to Y memory

νProgram data bus for carrying program data throughout the core

νX memory data bus for carrying X data throughout the core

νY memory data bus for carrying Y data throughout the core

νProgram address bus for carrying program memory addresses throughout the core

νX memory address bus for carrying X memory addresses throughout the core

νY memory address bus for carrying Y memory addresses throughout the core.

1-10

DSP56301 User’s Manual

Page 26
Image 26
Motorola user manual Internal Buses, On-Chip Memory, DSP56301 Switch Memory Configuration