Host-Side Programming Model

Table 6-18.PCI Bus Commands

 

 

 

 

 

 

 

 

HC3/HBE3-HC0/HBE0

Executed as Command Type

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

0000

 

 

ignored1

0001

 

 

ignored1

0010

 

 

ignored1

0011

 

 

ignored1

0100

 

 

ignored1

0101

 

 

ignored1

0110

 

 

Memory Read

 

 

 

 

 

 

 

 

0111

 

 

Memory Write

 

 

 

 

 

 

 

 

1000

 

 

ignored1

1001

 

 

ignored1

1010

 

 

Configuration Read

 

 

 

 

 

 

 

 

1011

 

 

Configuration Write

 

 

 

 

 

 

 

 

1100

 

 

Memory Read

 

 

 

 

 

 

 

 

1101

 

 

ignored1

1110

 

 

Memory Read

 

 

 

 

 

 

 

 

1111

 

 

Memory Write

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Note: All internal address decoding is ignored and DEVSEL is not asserted.

νThe HI32 does not reach deadlock due to illegal PCI events. Illegal PCI events bring the HI32 master and target state machines to the idle state.

6-46

DSP56301 User’s Manual

Page 163 Page 165
Page 164
Image 164
Motorola DSP56301 user manual PCI Bus Commands, HC3/HBE3-HC0/HBE0, Executed as Command Type, Ignored
Page 163 Page 165

DSP56301 specifications

The Motorola DSP56301 is a highly efficient digital signal processor, specifically engineered for real-time audio and speech processing applications. This DSP is part of Motorola's renowned DSP56300 family, which is recognized for its innovative features and outstanding performance in the realm of digital signal processing.

One of the main features of the DSP56301 is its ability to handle complex computations at high speeds. With a maximum clock frequency of 66 MHz, it delivers fast performance, enabling it to process audio signals in real time. The chip is built on a 24-bit architecture, which allows for high-resolution audio processing. This is particularly beneficial in applications such as telecommunications, consumer audio devices, and professional audio equipment, where precision is paramount.

The DSP56301 boasts a comprehensive instruction set that includes efficient mathematical operations, which are essential for digital filters and audio effects processing. One of the key innovations of this device is its dual data path architecture, which permits simultaneous processing of multiple data streams. This feature significantly enhances the device's throughput and responsiveness, making it suitable for demanding applications such as voice recognition and synthesis.

In terms of memory regions, the DSP56301 includes several on-chip memory categories, such as program memory, data memory, and a specialized memory for coefficients. The architecture's support for external memory expansion further increases its versatility, allowing designers to tailor systems to their specific requirements.

The DSP56301 implements advanced features such as a powerful on-chip hardware multiplier and accumulator, simplifying complex mathematical tasks and accelerating the execution of algorithms. Its flexible interrupt system enhances its capability to respond to time-sensitive operations, while the integrated serial ports facilitate efficient data communication with external devices.

Power consumption is also a vital characteristic of the DSP56301. It is designed with energy efficiency in mind, allowing for extended operation in battery-powered devices. The chip’s low power requirements are particularly advantageous in portable audio devices and other applications where energy conservation is crucial.

In conclusion, the Motorola DSP56301 is an exceptional digital signal processor that combines high processing power, flexibility, and efficiency. Its main features, advanced technologies, and robust architecture make it a top choice for developers seeking to create sophisticated audio and signal processing systems. With its enduring legacy in the industry, the DSP56301 continues to be relevant in a variety of modern applications, ensuring it remains a valuable tool for engineers and designers.
Top Page Image Contents