Motorola DSP56301 user manual Command 0-3/Byte Enable 0-3 -When the HI32 is programmed

Models: DSP56301

1 372
Download 372 pages 304 b
Page 41
Image 41

Host Interface (HI32)

Table 2-10.Host Interface (Continued)

 

Signal Name

Type

State During

Signal Description

 

Reset

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

HC0–HC3/

Input/Output

Tri-stated

Command 0–3/Byte Enable 0–3 —When the HI32 is programmed

 

HBE[3–0]

 

 

to interface with a PCI bus and the HI function is selected, these

 

 

 

 

 

 

 

 

 

 

signals are lines7–0 of the bidirectional, multiplexed Address/Data

 

 

 

 

 

 

 

 

 

 

bus.

 

HA[2–0]

Input

 

Host Address 0–2—When the HI32 is programmed to interface

 

 

 

 

 

 

 

 

 

 

with a universal non-PCI bus and the HI function is selected, these

 

 

 

 

 

 

 

 

 

 

signals are lines 2–0 of the input Address bus.

 

 

 

 

 

 

 

 

 

 

The fourth signal in this set should be connected to a pull-up resistor

 

 

 

 

 

 

 

 

 

 

or directly to VCC when a non-PCI bus is used.

 

PB[19–16]

Input or

 

Port B 16–19—When the HI32 is configured as GPIO through the

 

 

 

 

 

 

 

 

Output

 

DCTR, these signals are individually programmed as inputs or

 

 

 

 

 

 

 

 

 

 

outputs through the HI32 DIRH.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Input/

Tri-stated

Host Target Ready—When the HI32 is programmed to interface

 

HTRDY

 

 

 

 

 

 

 

 

 

 

 

 

Output

 

with a PCI bus and the HI function is selected, this is the Host

 

 

 

 

 

 

 

 

 

 

Target Ready signal.

 

 

 

 

 

 

Output

 

Host Data Bus Enable—When HI32 is programmed to interface

 

HDBEN

 

 

 

 

 

 

 

 

 

 

 

 

 

 

with a universal non-PCI bus and the HI function is selected, this

 

 

 

 

 

 

 

 

 

 

signal is Host Data Bus Enable output.

 

PB20

Input or

 

Port B 20—When the HI32 is configured as GPIO through the

 

 

 

 

 

 

 

 

Output

 

DCTR, this signal is individually programmed as an input or output

 

 

 

 

 

 

 

 

 

 

through the HI32 DIRH.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Input/

Tri-stated

Host Initiator Ready—When the HI32 is programmed to interface

 

HIRDY

 

 

 

 

 

 

 

 

 

 

 

Output

 

with a PCI bus and the HI function is selected, this is the Host

 

 

 

 

 

 

 

 

 

 

Initiator Ready signal.

 

 

 

 

Output

 

Host Data Bus Direction—When HI32 is programmed to interface

 

HDBDR

 

 

 

 

 

 

 

 

 

 

 

 

 

with a universal non-PCI bus and the HI function is selected, this

 

 

 

 

 

 

 

 

 

 

signal is Host Data Bus Direction output.

 

PB21

Input or

 

Port B 21—When the HI32 is configured as GPIO through the

 

 

 

 

 

 

 

 

Output

 

DCTR, this signal is individually programmed as an input or output

 

 

 

 

 

 

 

 

 

 

through the HI32 DIRH.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Input/

Tri-stated

Host Device Select—When the HI32 is programmed to interface

 

HDEVSEL

 

 

 

 

 

 

 

 

 

Output

 

with a PCI bus and the HI function is selected, this is the Host

 

 

 

 

 

 

 

 

 

 

Device Select signal.

 

 

Output

 

Host Select Acknowledge—When HI32 is programmed to

 

HSAK

 

 

 

 

 

 

 

 

 

 

 

 

interface with a universal non-PCI bus and the HI function is

 

 

 

 

 

 

 

 

 

 

selected, this signal is Host Select Acknowledge output.

 

PB22

Input or

 

Port B 22—When the HI32 is configured as GPIO through the

 

 

 

 

 

 

 

 

Output

 

DCTR, this signal is individually programmed as an input or output

 

 

 

 

 

 

 

 

 

 

through the HI32 DIRH.

 

 

 

 

 

 

 

 

 

 

 

Signals/Connections

2-11

Page 41
Image 41
Motorola DSP56301 user manual Command 0-3/Byte Enable 0-3 -When the HI32 is programmed

DSP56301 specifications

The Motorola DSP56301 is a highly efficient digital signal processor, specifically engineered for real-time audio and speech processing applications. This DSP is part of Motorola's renowned DSP56300 family, which is recognized for its innovative features and outstanding performance in the realm of digital signal processing.

One of the main features of the DSP56301 is its ability to handle complex computations at high speeds. With a maximum clock frequency of 66 MHz, it delivers fast performance, enabling it to process audio signals in real time. The chip is built on a 24-bit architecture, which allows for high-resolution audio processing. This is particularly beneficial in applications such as telecommunications, consumer audio devices, and professional audio equipment, where precision is paramount.

The DSP56301 boasts a comprehensive instruction set that includes efficient mathematical operations, which are essential for digital filters and audio effects processing. One of the key innovations of this device is its dual data path architecture, which permits simultaneous processing of multiple data streams. This feature significantly enhances the device's throughput and responsiveness, making it suitable for demanding applications such as voice recognition and synthesis.

In terms of memory regions, the DSP56301 includes several on-chip memory categories, such as program memory, data memory, and a specialized memory for coefficients. The architecture's support for external memory expansion further increases its versatility, allowing designers to tailor systems to their specific requirements.

The DSP56301 implements advanced features such as a powerful on-chip hardware multiplier and accumulator, simplifying complex mathematical tasks and accelerating the execution of algorithms. Its flexible interrupt system enhances its capability to respond to time-sensitive operations, while the integrated serial ports facilitate efficient data communication with external devices.

Power consumption is also a vital characteristic of the DSP56301. It is designed with energy efficiency in mind, allowing for extended operation in battery-powered devices. The chip’s low power requirements are particularly advantageous in portable audio devices and other applications where energy conservation is crucial.

In conclusion, the Motorola DSP56301 is an exceptional digital signal processor that combines high processing power, flexibility, and efficiency. Its main features, advanced technologies, and robust architecture make it a top choice for developers seeking to create sophisticated audio and signal processing systems. With its enduring legacy in the industry, the DSP56301 continues to be relevant in a variety of modern applications, ensuring it remains a valuable tool for engineers and designers.