Host Interface (HI32)

2.7Host Interface (HI32)

The Host Interface (HI32) provides a fast parallel data port up to 32 bits wide that can connect directly to the host bus. The HI32 supports a variety of standard buses and provides glueless connection with the PCI bus standard and with a number of industry-standard microcomputers, microprocessors, DSPs and DMA hardware. The functions of the signals associated with the HI32 vary according to the programmed configuration of the interface as determined by the 24-bit DSP Control Register (DCTR). Refer to Chapter 6, Host Interface (HI32) for detailed descriptions of this and other HI32 configuration registers.

Note: All HI32 inputs are 5 V tolerant.

Table 2-10.Host Interface

Signal Name

Type

State During

Signal Description

Reset

 

 

 

 

 

 

 

 

 

 

 

HAD[0–7]

Input/Output

Tri-stated

Host Address/Data 0–7—When the HI32 is programmed to

 

 

 

interface with a PCI bus and the HI function is selected, these

 

 

 

signals are lines 0–7 of the bidirectional, multiplexed Address/Data

 

 

 

bus.

HA[3–10]

Input

 

Host Address 3–10—When HI32 is programmed to interface with a

 

 

 

universal non-PCI bus and the HI function is selected, these signals

 

 

 

are lines 3–10 of the input Address bus.

PB[0–7]

Input or

 

Port B 0–7—When the HI32 is configured as GPIO through the

 

Output

 

DCTR, these signals are individually programmed as inputs or

 

 

 

outputs through the HI32 Data Direction Register (DIRH).

 

 

 

 

HAD[15–8]

Input/Output

Tri-stated

Host Address/Data 8–15—When the HI32 is programmed to

 

 

 

interface with a PCI bus and the HI function is selected, these

 

 

 

signals are lines15–8 of the bidirectional, multiplexed Address/Data

 

 

 

bus.

HD[7–0]

Input/Output

 

Host Data 0–7—When the HI32 is programmed to interface with a

 

 

 

universal non-PCI bus and the HI function is selected, these signals

 

 

 

are lines 7–0 of the bidirectional Data bus.

PB[15–8]

Input or

 

Port B 8–15—When the HI32 is configured as GPIO through the

 

Output

 

DCTR, these signals are individually programmed as inputs or

 

 

 

outputs through the HI32 DIRH.

 

 

 

 

2-10

DSP56301 User’s Manual

Page 39 Page 41
Page 40
Image 40
Motorola DSP56301 user manual Host Interface HI32
Page 39 Page 41

DSP56301 specifications

The Motorola DSP56301 is a highly efficient digital signal processor, specifically engineered for real-time audio and speech processing applications. This DSP is part of Motorola's renowned DSP56300 family, which is recognized for its innovative features and outstanding performance in the realm of digital signal processing.

One of the main features of the DSP56301 is its ability to handle complex computations at high speeds. With a maximum clock frequency of 66 MHz, it delivers fast performance, enabling it to process audio signals in real time. The chip is built on a 24-bit architecture, which allows for high-resolution audio processing. This is particularly beneficial in applications such as telecommunications, consumer audio devices, and professional audio equipment, where precision is paramount.

The DSP56301 boasts a comprehensive instruction set that includes efficient mathematical operations, which are essential for digital filters and audio effects processing. One of the key innovations of this device is its dual data path architecture, which permits simultaneous processing of multiple data streams. This feature significantly enhances the device's throughput and responsiveness, making it suitable for demanding applications such as voice recognition and synthesis.

In terms of memory regions, the DSP56301 includes several on-chip memory categories, such as program memory, data memory, and a specialized memory for coefficients. The architecture's support for external memory expansion further increases its versatility, allowing designers to tailor systems to their specific requirements.

The DSP56301 implements advanced features such as a powerful on-chip hardware multiplier and accumulator, simplifying complex mathematical tasks and accelerating the execution of algorithms. Its flexible interrupt system enhances its capability to respond to time-sensitive operations, while the integrated serial ports facilitate efficient data communication with external devices.

Power consumption is also a vital characteristic of the DSP56301. It is designed with energy efficiency in mind, allowing for extended operation in battery-powered devices. The chip’s low power requirements are particularly advantageous in portable audio devices and other applications where energy conservation is crucial.

In conclusion, the Motorola DSP56301 is an exceptional digital signal processor that combines high processing power, flexibility, and efficiency. Its main features, advanced technologies, and robust architecture make it a top choice for developers seeking to create sophisticated audio and signal processing systems. With its enduring legacy in the industry, the DSP56301 continues to be relevant in a variety of modern applications, ensuring it remains a valuable tool for engineers and designers.
Top Page Image Contents