p:I_SI0TD

Operation

To configure an ESSI exception, perform the following steps:

1.Configure the interrupt service routine (ISR):

a. Load vector base address register

VBA (b23:8)

b.Define I_VEC to be equal to the VBA value (if that is nonzero). If it is defined, I_VEC must be defined for the assembler before the interrupt equate file is included.

c.Load the exception vector table entry: two-word fast interrupt, or jump/branch to

subroutine (long interrupt).

2.Configure interrupt trigger; preload transmit data

a. Enable and prioritize overall peripheral interrupt functionality.

IPRP (S0L1:0)

b. Write data to all enabled transmit registers.

TX00

c.Enable a peripheral interrupt-generating function. CRB (TE0)

d.

Enable a specific peripheral interrupt.

CRB0 (TIE)

e.

Enable peripheral and associated signals.

PCRC (PC[5–0])

f.

Unmask interrupts at the global level.

SR (I1–0)

Note:

The example material to the right of the steps shows register settings for

 

configuring an ESSI0 transmit interrupt using transmitter 0. The order of the steps

 

is optional except that the interrupt trigger configuration must not be completed

until the ISR configuration is complete. Since step 2c may cause an immediate transmit without generating an interrupt, perform the transmit data preload in step 2b before step 2c to ensure that valid data is sent in the first transmission.

After the first transmit, subsequent transmit values are typically loaded into TXnn by the ISR (one value per register per interrupt). Therefore, if N items are to be sent from a particular TXnn, the ISR needs to load the transmit register (N – 1) times.

Steps 2c and 2d can be performed in step 2a as a single instruction. If an interrupt trigger event occurs before all interrupt trigger configuration steps are performed, the event is ignored and not queued. If interrupts derived from the core or other peripherals need to be enabled at the same time as ESSI interrupts, step 2f should be performed last.

Enhanced Synchronous Serial Interface (ESSI)

7-9

Page 206 Page 208
Page 207
Image 207
Motorola DSP56301 user manual Write data to all enabled transmit registers
Page 206 Page 208

DSP56301 specifications

The Motorola DSP56301 is a highly efficient digital signal processor, specifically engineered for real-time audio and speech processing applications. This DSP is part of Motorola's renowned DSP56300 family, which is recognized for its innovative features and outstanding performance in the realm of digital signal processing.

One of the main features of the DSP56301 is its ability to handle complex computations at high speeds. With a maximum clock frequency of 66 MHz, it delivers fast performance, enabling it to process audio signals in real time. The chip is built on a 24-bit architecture, which allows for high-resolution audio processing. This is particularly beneficial in applications such as telecommunications, consumer audio devices, and professional audio equipment, where precision is paramount.

The DSP56301 boasts a comprehensive instruction set that includes efficient mathematical operations, which are essential for digital filters and audio effects processing. One of the key innovations of this device is its dual data path architecture, which permits simultaneous processing of multiple data streams. This feature significantly enhances the device's throughput and responsiveness, making it suitable for demanding applications such as voice recognition and synthesis.

In terms of memory regions, the DSP56301 includes several on-chip memory categories, such as program memory, data memory, and a specialized memory for coefficients. The architecture's support for external memory expansion further increases its versatility, allowing designers to tailor systems to their specific requirements.

The DSP56301 implements advanced features such as a powerful on-chip hardware multiplier and accumulator, simplifying complex mathematical tasks and accelerating the execution of algorithms. Its flexible interrupt system enhances its capability to respond to time-sensitive operations, while the integrated serial ports facilitate efficient data communication with external devices.

Power consumption is also a vital characteristic of the DSP56301. It is designed with energy efficiency in mind, allowing for extended operation in battery-powered devices. The chip’s low power requirements are particularly advantageous in portable audio devices and other applications where energy conservation is crucial.

In conclusion, the Motorola DSP56301 is an exceptional digital signal processor that combines high processing power, flexibility, and efficiency. Its main features, advanced technologies, and robust architecture make it a top choice for developers seeking to create sophisticated audio and signal processing systems. With its enduring legacy in the industry, the DSP56301 continues to be relevant in a variety of modern applications, ensuring it remains a valuable tool for engineers and designers.
Top Page Image Contents