bra <FINISH

;

;========================================================================

;This is the routine for 56301-to-56301 boot.

;MD:MC:MB:MA=x011 - HI32 in UB mode, double strobe, HTA pin active low

UB3HOSTLD

movep #$268000,x:M_DCTR ; HM=$2 (UB)

;HIRD=0 (HIRQ_ pin - drive high disabled, open drain)

;HIRH=1 (HIRQ_ pin - handshake enabled)

;HRSP=1 (HRST pin - active low)

;HDRP=0 (HDRQ pin - active high)

;HTAP=1 (HTA pin - active low)

;HDSM=0 (Double-strobe pin mode enabled)

bra <UB3_CONT

; continue

;========================================================================

;This is the routine that loads from the SCI.

;MD:MC:MB:MA=x010 - external SCI clock

SCILD

movep #$0302,X:M_SCR movep #$C000,X:M_SCCR movep #7,X:M_PCRE

do #6,_LOOP6

jclr #2,X:M_SSR,* movep X:M_SRXL,A2 jclr #1,X:M_SSR,* movep A2,X:M_STXL asr #8,a,a

_LOOP6

move a1,r0 move a1,r1

do a0,_LOOP7 do #3,_LOOP8 jclr #2,X:M_SSR,* movep X:M_SRXL,A2 jclr #1,X:M_SSR,* movep a2,X:M_STXL asr #8,a,a

_LOOP8

movem a1,p:(r0)+ nop

_LOOP7

bra <FINISH

;Configure SCI Control Reg

;Configure SCI Clock Control Reg

;Configure SCLK, TXD and RXD

;get 3 bytes for number of

;program words and 3 bytes

;for the starting address

;Wait for RDRF to go high

;Put 8 bits in A2

;Wait for TDRE to go high

;echo the received byte

;starting address for load

;save starting address

;Receive program words

;Wait for RDRF to go high

;Put 8 bits in A2

;Wait for TDRE to go high

;echo the received byte

;Store 24-bit result in P mem.

;movem cannot be at LA.

;Boot from SCI done

;========================================================================

;This is the routine that loads from external EPROM.

;MD:MC:MB:MA=x001

EPROMLD

move #BOOT,r2

;

r2 =

address of

external

EPROM

movep #AARV,X:M_AAR1

;

aar1

configured

for SRAM

types of access

DSP56301 User’s Manual

A-11

Page 306 Page 308
Page 307
Image 307
Motorola DSP56301 user manual LOOP8
Page 306 Page 308

DSP56301 specifications

The Motorola DSP56301 is a highly efficient digital signal processor, specifically engineered for real-time audio and speech processing applications. This DSP is part of Motorola's renowned DSP56300 family, which is recognized for its innovative features and outstanding performance in the realm of digital signal processing.

One of the main features of the DSP56301 is its ability to handle complex computations at high speeds. With a maximum clock frequency of 66 MHz, it delivers fast performance, enabling it to process audio signals in real time. The chip is built on a 24-bit architecture, which allows for high-resolution audio processing. This is particularly beneficial in applications such as telecommunications, consumer audio devices, and professional audio equipment, where precision is paramount.

The DSP56301 boasts a comprehensive instruction set that includes efficient mathematical operations, which are essential for digital filters and audio effects processing. One of the key innovations of this device is its dual data path architecture, which permits simultaneous processing of multiple data streams. This feature significantly enhances the device's throughput and responsiveness, making it suitable for demanding applications such as voice recognition and synthesis.

In terms of memory regions, the DSP56301 includes several on-chip memory categories, such as program memory, data memory, and a specialized memory for coefficients. The architecture's support for external memory expansion further increases its versatility, allowing designers to tailor systems to their specific requirements.

The DSP56301 implements advanced features such as a powerful on-chip hardware multiplier and accumulator, simplifying complex mathematical tasks and accelerating the execution of algorithms. Its flexible interrupt system enhances its capability to respond to time-sensitive operations, while the integrated serial ports facilitate efficient data communication with external devices.

Power consumption is also a vital characteristic of the DSP56301. It is designed with energy efficiency in mind, allowing for extended operation in battery-powered devices. The chip’s low power requirements are particularly advantageous in portable audio devices and other applications where energy conservation is crucial.

In conclusion, the Motorola DSP56301 is an exceptional digital signal processor that combines high processing power, flexibility, and efficiency. Its main features, advanced technologies, and robust architecture make it a top choice for developers seeking to create sophisticated audio and signal processing systems. With its enduring legacy in the industry, the DSP56301 continues to be relevant in a variety of modern applications, ensuring it remains a valuable tool for engineers and designers.
Top Page Image Contents