Serial Communications Interface (SCI)

2.10Serial Communications Interface (SCI)

The SCI provides a full duplex port for serial communication with other DSPs, microprocessors, or peripherals such as modems. All SCI pins are 5 V tolerant.

Table 2-15.Serial Communication Interface

Signal Name

Type

State During

Signal Description

Reset

 

 

 

 

 

 

 

 

 

 

 

RXD

Input

Input

Serial Receive Data—Receives byte-oriented serial data

 

 

 

and transfers it to the SCI receive shift register.

 

 

 

Port E 0—The default configuration following reset is GPIO

PE0

Input or Output

 

input PE0. When configured as PE0, signal direction is

 

 

 

controlled through the SCI port directions register (PRR). The

 

 

 

signal can be configured as an SCI signal RXD through the

 

 

 

SCI port control register (PCR).

 

 

 

This signal has a weak keeper to maintain the last state even

 

 

 

if all drivers are tri-stated.

 

 

 

 

TXD

Output

Input

Serial Transmit Data—Transmits data from the SCI transmit

 

 

 

data register.

PE1

Input or Output

 

Port E 1—The default configuration following reset is GPIO

 

 

 

input PE1. When configured as PE1, signal direction is

 

 

 

controlled through the SCI PRR. The signal can be

 

 

 

configured as an SCI signal TXD through the SCI PCR.

 

 

 

This signal has a weak keeper to maintain the last state even

 

 

 

if all drivers are tri-stated.

 

 

 

 

SCLK

Input/ Output

Input

Serial Clock—Provides the input or output clock used by the

 

 

 

transmitter and/or the receiver.

 

 

 

Port E 2—The default configuration following reset is GPIO

 

 

 

input PE2. When configured as PE2, signal direction is

PE2

Input or Output

 

controlled through the SCI PRR. The signal can be

 

 

 

configured as an SCI signal SCLK through the SCI PCR.

 

 

 

This signal has a weak keeper to maintain the last state even

 

 

 

if all drivers are tri-stated.

 

 

 

 

2.11Timers

The DSP56301 has three identical and independent timers. Each timer can use internal or external clocking and either interrupt the DSP56301 after a specified number of events (clocks) or signal an external device after counting a specific number of internal events. All timer pins are 5 V tolerant.

Signals/Connections

2-27

Page 56 Page 58
Page 57
Image 57
Motorola DSP56301 user manual Serial Communications Interface SCI, Timers, Serial Communication Interface
Page 56 Page 58

DSP56301 specifications

The Motorola DSP56301 is a highly efficient digital signal processor, specifically engineered for real-time audio and speech processing applications. This DSP is part of Motorola's renowned DSP56300 family, which is recognized for its innovative features and outstanding performance in the realm of digital signal processing.

One of the main features of the DSP56301 is its ability to handle complex computations at high speeds. With a maximum clock frequency of 66 MHz, it delivers fast performance, enabling it to process audio signals in real time. The chip is built on a 24-bit architecture, which allows for high-resolution audio processing. This is particularly beneficial in applications such as telecommunications, consumer audio devices, and professional audio equipment, where precision is paramount.

The DSP56301 boasts a comprehensive instruction set that includes efficient mathematical operations, which are essential for digital filters and audio effects processing. One of the key innovations of this device is its dual data path architecture, which permits simultaneous processing of multiple data streams. This feature significantly enhances the device's throughput and responsiveness, making it suitable for demanding applications such as voice recognition and synthesis.

In terms of memory regions, the DSP56301 includes several on-chip memory categories, such as program memory, data memory, and a specialized memory for coefficients. The architecture's support for external memory expansion further increases its versatility, allowing designers to tailor systems to their specific requirements.

The DSP56301 implements advanced features such as a powerful on-chip hardware multiplier and accumulator, simplifying complex mathematical tasks and accelerating the execution of algorithms. Its flexible interrupt system enhances its capability to respond to time-sensitive operations, while the integrated serial ports facilitate efficient data communication with external devices.

Power consumption is also a vital characteristic of the DSP56301. It is designed with energy efficiency in mind, allowing for extended operation in battery-powered devices. The chip’s low power requirements are particularly advantageous in portable audio devices and other applications where energy conservation is crucial.

In conclusion, the Motorola DSP56301 is an exceptional digital signal processor that combines high processing power, flexibility, and efficiency. Its main features, advanced technologies, and robust architecture make it a top choice for developers seeking to create sophisticated audio and signal processing systems. With its enduring legacy in the industry, the DSP56301 continues to be relevant in a variety of modern applications, ensuring it remains a valuable tool for engineers and designers.
Top Page Image Contents