Timer Overflow Interrupt Enable (TOIE) 9-32Timer Reload Mode (TRM) 9-30

Timer Count Register (TCR) 9-34

Timer Load Registers (TLR) 9-33

Timer Prescaler Count Register (TPCR) 9-28

Prescaler Counter Value (PC) 9-28

Timer Prescaler Load Register (TPLR) 9-27bit definitions 9-27

Prescaler Preload Value (PL) 9-27Prescaler Source (PS) 9-27

Timer Compare Flag (TCF) bit 9-29

Timer Compare Interrupt Enable (TCIE) bit 9-32Timer Compare Register (TCPR) 9-4,9-34Timer Control (TC) bits 9-31

Timer Control/Status Register (TCSR) 9-3,9-28bit definitions 9-28

Data Input (DI) 9-29Data Output (DO) 9-29Direction (DIR) 9-30Inverter (INV) 9-30,9-32Prescaler Clock Enable (PCE) 9-29programming sheet B-38

Timer Compare Flag (TCF) 9-29

Timer Compare Interrupt Enable (TCIE) 9-32Timer Control (TC) 9-31

Timer Enable (TE) 9-32

Timer Overflow Flag (TOF) 9-29

Timer Overflow Interrupt Enable (TOIE) 9-32Timer Reload Mode (TRM) 9-30

Timer Count Register (TCR) 9-34Timer Enable (TE) bit 9-32

Timer Interrupt Enable (TMIE) bit 8-13Timer Interrupt Priority Level (TOL) bits 4-16Timer Interrupt Rate (STIR) bit 8-12

Timer Load Registers (TLR) 9-4,9-33programming sheet B-39

Timer module 1-13architecture 9-1

timer block diagram 9-2Timer Overflow Flag (TOF) bit 9-29

Timer Overflow Interrupt Enable (TOIE) bit 9-32Timer Prescaler Count Register (TPCR) 9-28

bit definitions 9-28

Prescaler Counter Value (PC) 9-28

Timer Prescaler Load Register (TPLR) 9-4,9-27bit definitions 9-27

Prescaler Preload Value (PL) 9-27Prescaler Source (PS) 9-27programming sheet B-37

Timer Reload Mode (TRM) bit 9-30Timers 2-2

Transaction Abort Interrupt Enable (TAIE) bit 6-29Transaction Termination Interrupt Enable (TTIE) bit 6-29Transfer Acknowledge (TA) 2-7

Transfer Complete Interrupt Enable (TCIE) bit 6-29Transmit 0 Enable (TE0) bit 7-20

Transmit 1 Enable (TE1) bit 7-21Transmit 2 Enable (TE2) bit 7-21Transmit Clock Source (TDM) bit 8-19Transmit Data Register Empty (TDE) bit 7-28Transmit Data Register Empty (TDRE) bit 8-18Transmit Data Registers (TX0–TX2) 7-14,7-33Transmit Data signal (TXD) 8-4

Transmit Enable (TE) bits 7-18

Transmit Exception Interrupt Enable (TEIE) bit 7-19Transmit Frame Sync Flag (TFS) 7-29

Transmit Interrupt Enable (TIE) bit 7-20

Transmit Last Slot Interrupt Enable (TLIE) bit 7-19Transmit Request Enable (TREQ) bit 6-56Transmit Shift Registers 7-30

Transmit Slot Mask Registers (TSMA and TSMB) 7-14,7-33

Transmitter Empty (TRNE) bit 8-18Transmitter Enable (TE) bit 8-14Transmitter Ready (TRDY) bit 6-58Transmitter Underrun Error Flag (TUE) 7-28triple timer module 1-13

TX clock 7-11TXD signal 8-4

U

Universal Bus modes 6-44,6-63

Universal Bus mode 6-15,6-6316-bit 6-48,6-57,6-6324-bit 6-56

Universal Bus Mode Address Space 6-47

Universal Bus Mode Base Address (GB[10–3]) bits 6-70Universal Host Interface 1-5

Unnormalized (U) bit 4-11

V

VBA register 1-8

Vector Base Address register (VBA) 1-8

W

Wait Cycle Control (WCC) bit 6-66

Wakeup Mode Select (WAKE) bit 8-15

Wired-OR Mode Select (WOMS) bit 8-14

Word Length Control (WL) bits 7-15

Word Select (WDS) bits 8-16

Write (WR) 2-7

X

X data memory 3-3

Index-15

Page 370 Page 372
Page 371
Image 371
Motorola DSP56301 user manual Index-15
Page 370 Page 372

DSP56301 specifications

The Motorola DSP56301 is a highly efficient digital signal processor, specifically engineered for real-time audio and speech processing applications. This DSP is part of Motorola's renowned DSP56300 family, which is recognized for its innovative features and outstanding performance in the realm of digital signal processing.

One of the main features of the DSP56301 is its ability to handle complex computations at high speeds. With a maximum clock frequency of 66 MHz, it delivers fast performance, enabling it to process audio signals in real time. The chip is built on a 24-bit architecture, which allows for high-resolution audio processing. This is particularly beneficial in applications such as telecommunications, consumer audio devices, and professional audio equipment, where precision is paramount.

The DSP56301 boasts a comprehensive instruction set that includes efficient mathematical operations, which are essential for digital filters and audio effects processing. One of the key innovations of this device is its dual data path architecture, which permits simultaneous processing of multiple data streams. This feature significantly enhances the device's throughput and responsiveness, making it suitable for demanding applications such as voice recognition and synthesis.

In terms of memory regions, the DSP56301 includes several on-chip memory categories, such as program memory, data memory, and a specialized memory for coefficients. The architecture's support for external memory expansion further increases its versatility, allowing designers to tailor systems to their specific requirements.

The DSP56301 implements advanced features such as a powerful on-chip hardware multiplier and accumulator, simplifying complex mathematical tasks and accelerating the execution of algorithms. Its flexible interrupt system enhances its capability to respond to time-sensitive operations, while the integrated serial ports facilitate efficient data communication with external devices.

Power consumption is also a vital characteristic of the DSP56301. It is designed with energy efficiency in mind, allowing for extended operation in battery-powered devices. The chip’s low power requirements are particularly advantageous in portable audio devices and other applications where energy conservation is crucial.

In conclusion, the Motorola DSP56301 is an exceptional digital signal processor that combines high processing power, flexibility, and efficiency. Its main features, advanced technologies, and robust architecture make it a top choice for developers seeking to create sophisticated audio and signal processing systems. With its enduring legacy in the industry, the DSP56301 continues to be relevant in a variety of modern applications, ensuring it remains a valuable tool for engineers and designers.
Top Page Image Contents