initializing configuration registers 6-4input and output data transfers 6-4interrupt 6-22

Interrupt Line-Interrupt Pin Configuration Register (CILP) 6-73

Interrupt Line (IL[7–0]) 6-73

Interrupt Pin (IP[7–0]) 6-73

MAX_LAT (ML[7–0] 6-73

MIN_GNT (MG[7–0]) 6-73interrupt requests 6-4

low power state 6-13

Memory Space Base Address Configuration Register (CBMA) 6-70

Memory Base Address High/Low (PM[31–16]) 6-70

Memory Base Address Low (PM[15–4]) 6-71Memory Space (MS[1–0]) 6-71

Memory Space Indicator (MSI) 6-71Pre-Fetch (PF) 6-71

Universal Bus Mode Base Address (GB[10–3]) 6-70

memory space read/write transactions 6-45Memory Write and Invalidate command 6-34memory-to-HI32 data transfers 6-22modes 6-13

MOVE instruction 6-42MOVEP instruction 6-22NMIs 6-6

operating modes 6-12,6-18parity 6-4

PCI configuration registers 6-44PCI DSP-to-host transaction 6-31PCI host-to-DSP data transfers 6-45PCI host-to-DSP transaction 6-31PCI idle state 6-13

PCI master data transfer formats 6-8PCI master transaction termination 6-28PCI mode 2-2,6-13,6-45,6-63

PCI target data transfers 6-6,6-7personal software reset state 6-12,6-13pin functionality 6-18

pins 6-16

preventing data overwriting 6-42reset 6-12

reset states 6-12Self-Configuration mode 6-44,6-72signalling environments 6-4signals 2-1,2-10

signals and modes 2-14

software mastership arbitration 6-49software-driven PCI Interrupt Requests 6-4standard polling 6-22Status/Command Configuration Register

(CSTR/CCMR) 6-64

Data Parity Reported (DPR) 6-65

Detected Parity Error (DPE) 6-65

DEVSEL Timing (DST[1–0]) 6-65

Fast Back-to-Back Capable (FBBC) 6-66Memory Space Enable (MSE) 6-66Parity Error Response (PERR) 6-66PCI Bus Master Enable (BM) 6-66Received Master Abort (RMA) 6-65Received Target Abort (RTA) 6-65Signaled System Error (SSE) 6-65Signalled Target Abort (STA) 6-65System Error Enable (SERE) 6-66Wait Cycle Control (WCC) 6-66

STOP reset 6-12

Subsystem ID and Subsystem Vendor ID Configuration Register (CSID) 6-71

system errors 6-4target-disconnect-C/retry event 6-13terminate and reset 6-13Universal Bus mode 6-15

Universal Bus Mode Address Space 6-47Universal Bus modes 6-44,6-63vectored DSP56300 core interrupts 6-4

Host Interface Status Register (HSTR) 6-56Host Flags 5–3 (HF[5–3]) 6-57

Host Interrupt A (HINT) 6-57

Host Receive Data Request (HRRQ) 6-58Host Request (HREQ) 6-57

Host Transmit Data Request (HTRQ) 6-58Transmitter Ready (TRDY) 6-58

Host Interrupt A (HINT) bit 6-25,6-57

Host Interrupt Request Drive Control (HIRD) bit 6-24Host Interrupt Request Handshake Mode (HIRH) bit 6-24Host Master Receive Data Register (HRXM) 6-7,6-61Host Non-Maskable Interrupt (HNMI) bit 6-60

Host Read/Write Polarity (HRWP) bit 6-25Host Receive Data Request (HRRQ) bit 6-58

Host Receive Data Transfer Format (HRF[1–0]) bits 6-50Host Request 6-57

Host Request (HREQ) bit 6-57Host Reset Polarity (HRSP) bit 6-24Host Semaphores (HS[2–0]) bits 6-49

Host Slave Receive Data Register (HRXS) 6-61,6-62Host Transfer Acknowledge Polarity (HTAP) bit 6-25Host Transmit Data Register (HTXR) 6-62

Host Transmit Data Request (HTRQ) bit 6-58

Host Transmit Data Transfer Format (HTF[1–0]) bits 6-51HPERR pin 6-66

HRST/HRST pin 6-12HSERR Force (SERF) bit 6-28HSERR pin 6-66

Index-8

DSP56301 User’s Manual

Page 363 Page 365
Page 364
Image 364
Motorola user manual Index-8 DSP56301 User’s Manual
Page 363 Page 365

DSP56301 specifications

The Motorola DSP56301 is a highly efficient digital signal processor, specifically engineered for real-time audio and speech processing applications. This DSP is part of Motorola's renowned DSP56300 family, which is recognized for its innovative features and outstanding performance in the realm of digital signal processing.

One of the main features of the DSP56301 is its ability to handle complex computations at high speeds. With a maximum clock frequency of 66 MHz, it delivers fast performance, enabling it to process audio signals in real time. The chip is built on a 24-bit architecture, which allows for high-resolution audio processing. This is particularly beneficial in applications such as telecommunications, consumer audio devices, and professional audio equipment, where precision is paramount.

The DSP56301 boasts a comprehensive instruction set that includes efficient mathematical operations, which are essential for digital filters and audio effects processing. One of the key innovations of this device is its dual data path architecture, which permits simultaneous processing of multiple data streams. This feature significantly enhances the device's throughput and responsiveness, making it suitable for demanding applications such as voice recognition and synthesis.

In terms of memory regions, the DSP56301 includes several on-chip memory categories, such as program memory, data memory, and a specialized memory for coefficients. The architecture's support for external memory expansion further increases its versatility, allowing designers to tailor systems to their specific requirements.

The DSP56301 implements advanced features such as a powerful on-chip hardware multiplier and accumulator, simplifying complex mathematical tasks and accelerating the execution of algorithms. Its flexible interrupt system enhances its capability to respond to time-sensitive operations, while the integrated serial ports facilitate efficient data communication with external devices.

Power consumption is also a vital characteristic of the DSP56301. It is designed with energy efficiency in mind, allowing for extended operation in battery-powered devices. The chip’s low power requirements are particularly advantageous in portable audio devices and other applications where energy conservation is crucial.

In conclusion, the Motorola DSP56301 is an exceptional digital signal processor that combines high processing power, flexibility, and efficiency. Its main features, advanced technologies, and robust architecture make it a top choice for developers seeking to create sophisticated audio and signal processing systems. With its enduring legacy in the industry, the DSP56301 continues to be relevant in a variety of modern applications, ensuring it remains a valuable tool for engineers and designers.
Top Page Image Contents