Dpsr Aper, Dper, Hdtc, Rdcq, Drxr, Fifo Dtxm

HI32 Programming Model/Quick Reference

HI32 Registers—Quick Reference

Reg			Bit			Comments	Reset Type

	Num	Mnemonic	Name	Val	Function		HS	PH	PS
	Num	Mnemonic	Name	Val	Function		HS	PH	PS

DPSR		APER	PCI Address Parity	0	HI32 target has not detected	cleared by	0	-	-
cont.	5		Error		an address parity error	writing 1
	5			1	HI32 target has detected an
				1	HI32 target has detected an
					address parity error
		DPER	PCI Data Parity Error	0	a data parity error has not	cleared by	0	-	-
	6				occurred	writing 1
	6			1	a data parity error has
				1	a data parity error has
					occurred
		MAB	PCI Master Abort	0	a master abort has not	cleared by	0	-	-
	7				occurred	writing 1
				1	a master abort has occurred
		TAB	PCI Target Abort	0	a target abort has not	cleared by	0	-	-
	8				occurred	writing 1
				1	a target abort has occurred
	9	TDIS	PCI Target Disconnect	0	no target disconnect	cleared by	0	-	-
	9			1	a target disconnect	writing 1
				1	a target disconnect	writing 1
	10	TRTY	PCI Target Retry	0	no target retry	cleared by	0	-	-
	10			1	a target retry	writing 1
				1	a target retry	writing 1
	11	TO	PCI Time Out	0	no time-out termination	cleared by	0	-	-
	11		Termination	1	a time-out termination	writing 1
			Termination	1	a time-out termination	writing 1
		HDTC	PCI Host Data	0	HI32 is transferring data to the	cleared by	0	-	0
			Transfer Complete		core	writing 1; written
	12			1	HI32 has completed transfer	1 only if HDTC =
	12				of data to the core and will	1
					of data to the core and will	1
					disconnect write accesses to
					the HTXR
	13
		MDT	Master Data	0	No data transfer; all data did		0		0
	14		Transferred		not transfer successfully
				1	Data transferred successfully
		RDCQ	Remaining Data Count	0	No data transfer; data		-	-	-
	15		Qualifier	1	transferred successfully
					Qualify RDC[5–0] value
	21–16	RDC[5–0]	Remaining Data Count		BL[5–0] = RDC[5–0] + RDCQ		-	-	-
DRXR	23–0		DSP Receive Data				empty
	23–0		FIFO
			FIFO

DTXM	23–0		DSP Master Transmit				empty
	23–0		Data FIFO
			Data FIFO

DTXS	23–0		DSP Slave				empty
	23–0		Transmit Data FIFO				empty
			Transmit Data FIFO

DATH	23–0	DAT[23–0]	GPIO Pin Data				$0000	-	-
	23–0						00	-	-
							00
DIRH	23–0	DIR[23–0]	GPIO Pin Direction	0	Input		$0000	-	-
	23–0			1	Output		00
				1	Output		00

Host Interface (HI32)

6-77

DSP56301 specifications

The Motorola DSP56301 is a highly efficient digital signal processor, specifically engineered for real-time audio and speech processing applications. This DSP is part of Motorola's renowned DSP56300 family, which is recognized for its innovative features and outstanding performance in the realm of digital signal processing.

One of the main features of the DSP56301 is its ability to handle complex computations at high speeds. With a maximum clock frequency of 66 MHz, it delivers fast performance, enabling it to process audio signals in real time. The chip is built on a 24-bit architecture, which allows for high-resolution audio processing. This is particularly beneficial in applications such as telecommunications, consumer audio devices, and professional audio equipment, where precision is paramount.

The DSP56301 boasts a comprehensive instruction set that includes efficient mathematical operations, which are essential for digital filters and audio effects processing. One of the key innovations of this device is its dual data path architecture, which permits simultaneous processing of multiple data streams. This feature significantly enhances the device's throughput and responsiveness, making it suitable for demanding applications such as voice recognition and synthesis.

In terms of memory regions, the DSP56301 includes several on-chip memory categories, such as program memory, data memory, and a specialized memory for coefficients. The architecture's support for external memory expansion further increases its versatility, allowing designers to tailor systems to their specific requirements.

The DSP56301 implements advanced features such as a powerful on-chip hardware multiplier and accumulator, simplifying complex mathematical tasks and accelerating the execution of algorithms. Its flexible interrupt system enhances its capability to respond to time-sensitive operations, while the integrated serial ports facilitate efficient data communication with external devices.

Power consumption is also a vital characteristic of the DSP56301. It is designed with energy efficiency in mind, allowing for extended operation in battery-powered devices. The chip’s low power requirements are particularly advantageous in portable audio devices and other applications where energy conservation is crucial.

In conclusion, the Motorola DSP56301 is an exceptional digital signal processor that combines high processing power, flexibility, and efficiency. Its main features, advanced technologies, and robust architecture make it a top choice for developers seeking to create sophisticated audio and signal processing systems. With its enduring legacy in the industry, the DSP56301 continues to be relevant in a variety of modern applications, ensuring it remains a valuable tool for engineers and designers.

Motorola DSP56301 user manual Dpsr Aper, Dper, Hdtc, Rdcq, Drxr, Fifo Dtxm

Models: DSP56301

DPSR

APER

DPER

HDTC

RDCQ

DRXR

FIFO

DTXM

DTXS

Host Interface (HI32)

DSP56301 specifications